JPH057894B2 - - Google Patents
Info
- Publication number
- JPH057894B2 JPH057894B2 JP58044742A JP4474283A JPH057894B2 JP H057894 B2 JPH057894 B2 JP H057894B2 JP 58044742 A JP58044742 A JP 58044742A JP 4474283 A JP4474283 A JP 4474283A JP H057894 B2 JPH057894 B2 JP H057894B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- mos
- gain
- potential
- mosfet
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000005513 bias potential Methods 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- 230000000694 effects Effects 0.000 description 4
- 101100491259 Oryza sativa subsp. japonica AP2-2 gene Proteins 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 239000000470 constituent Substances 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/003—Changing the DC level
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Logic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58044742A JPS59171215A (ja) | 1983-03-17 | 1983-03-17 | レベルシフト回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58044742A JPS59171215A (ja) | 1983-03-17 | 1983-03-17 | レベルシフト回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59171215A JPS59171215A (ja) | 1984-09-27 |
| JPH057894B2 true JPH057894B2 (enExample) | 1993-01-29 |
Family
ID=12699894
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58044742A Granted JPS59171215A (ja) | 1983-03-17 | 1983-03-17 | レベルシフト回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59171215A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7375568B2 (en) * | 2003-06-16 | 2008-05-20 | Nec Corporation | Logic circuit with restrained leak current to differential circuit |
-
1983
- 1983-03-17 JP JP58044742A patent/JPS59171215A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59171215A (ja) | 1984-09-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5434534A (en) | CMOS voltage reference circuit | |
| US4743862A (en) | JFET current mirror and voltage level shifting apparatus | |
| JPH0616571B2 (ja) | 電流増幅装置 | |
| US4736117A (en) | VDS clamp for limiting impact ionization in high density CMOS devices | |
| KR0126911B1 (ko) | 기준전압 발생회로 및 발생방법 | |
| JP2793891B2 (ja) | Ab級プッシュプルドライブ回路 | |
| JPS5942495B2 (ja) | 負性抵抗回路 | |
| EP0618674B1 (en) | Voltage-to-current conversion circuit | |
| JPS6119134B2 (enExample) | ||
| US4194166A (en) | Differential amplifier with a current mirror circuit | |
| US4843262A (en) | Pull up or pull down electronic device | |
| JPH057894B2 (enExample) | ||
| US4761615A (en) | Voltage repeater circuit with low harmonic distortion for loads with a resistive component | |
| JPH088708A (ja) | アナログスイッチ回路 | |
| US5939943A (en) | Amplifier with improved output voltage swing | |
| JPS6066510A (ja) | 可変増幅回路 | |
| JPH10284953A (ja) | 帰還増幅回路 | |
| JPS5936423A (ja) | 電流切り換え回路 | |
| JP2711030B2 (ja) | 基準電圧発生回路 | |
| JPH07154166A (ja) | 演算増幅回路 | |
| JP3257062B2 (ja) | 電流源回路 | |
| JP2806654B2 (ja) | バイアス回路 | |
| JPH02256318A (ja) | レベルシフト回路 | |
| JPH0580868A (ja) | 定電流回路 | |
| Waterworth | Field Effect Transistors |