JPH0578181B2 - - Google Patents
Info
- Publication number
- JPH0578181B2 JPH0578181B2 JP57171824A JP17182482A JPH0578181B2 JP H0578181 B2 JPH0578181 B2 JP H0578181B2 JP 57171824 A JP57171824 A JP 57171824A JP 17182482 A JP17182482 A JP 17182482A JP H0578181 B2 JPH0578181 B2 JP H0578181B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- contact hole
- conductor film
- etching
- conductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17182482A JPS5961147A (ja) | 1982-09-30 | 1982-09-30 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17182482A JPS5961147A (ja) | 1982-09-30 | 1982-09-30 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5961147A JPS5961147A (ja) | 1984-04-07 |
JPH0578181B2 true JPH0578181B2 (enrdf_load_stackoverflow) | 1993-10-28 |
Family
ID=15930417
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17182482A Granted JPS5961147A (ja) | 1982-09-30 | 1982-09-30 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5961147A (enrdf_load_stackoverflow) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4796081A (en) * | 1986-05-02 | 1989-01-03 | Advanced Micro Devices, Inc. | Low resistance metal contact for silicon devices |
JP3413876B2 (ja) * | 1992-07-08 | 2003-06-09 | セイコーエプソン株式会社 | 半導体装置 |
KR20070047624A (ko) * | 2005-11-02 | 2007-05-07 | 주성엔지니어링(주) | 박막 패턴 형성 방법 |
JP2013075740A (ja) | 2011-09-30 | 2013-04-25 | Brother Industries Ltd | シート搬送装置及び画像形成装置 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5380183A (en) * | 1976-12-25 | 1978-07-15 | Fujitsu Ltd | Semiconductor device |
JPS58155741A (ja) * | 1982-03-12 | 1983-09-16 | Hitachi Ltd | 多層配線構造の製造方法 |
-
1982
- 1982-09-30 JP JP17182482A patent/JPS5961147A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5961147A (ja) | 1984-04-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4551908A (en) | Process of forming electrodes and interconnections on silicon semiconductor devices | |
US4392150A (en) | MOS Integrated circuit having refractory metal or metal silicide interconnect layer | |
KR0126906B1 (ko) | 모스(mos) 집적 회로상에 자기 얼라인 코발트 규화물을 형성하는 방법 | |
JP3249524B2 (ja) | 局部相互接続によるcmos技術の半導体装置製造方法 | |
JP3704427B2 (ja) | 半導体装置の銅金属配線形成方法 | |
US5491365A (en) | Self-aligned ion implanted transition metal contact diffusion barrier apparatus | |
US5838051A (en) | Tungsten policide contacts for semiconductor devices | |
US4801559A (en) | Process for forming planar wiring using polysilicon to fill gaps | |
US5466638A (en) | Method of manufacturing a metal interconnect with high resistance to electromigration | |
KR20080014070A (ko) | 니켈 실리사이드 접촉 영역을 포함한 집적 회로 및 그 제조방법 | |
JPS61142739A (ja) | 半導体装置の製造方法 | |
JPS5863174A (ja) | 導電性構造体の形成方法 | |
JPS6152584B2 (enrdf_load_stackoverflow) | ||
US6495408B1 (en) | Local interconnection process for preventing dopant cross diffusion in shared gate electrodes | |
JPH0837164A (ja) | 半導体装置の製造方法 | |
JPS5961146A (ja) | 半導体装置の製造方法 | |
JP3023853B2 (ja) | 半導体装置の製造方法 | |
JPH0578181B2 (enrdf_load_stackoverflow) | ||
JPH0237093B2 (enrdf_load_stackoverflow) | ||
US5698468A (en) | Silicidation process with etch stop | |
JPH0550129B2 (enrdf_load_stackoverflow) | ||
KR100648740B1 (ko) | 트랜지스터용 게이트 구조체 및 그 제조 방법 | |
KR100369340B1 (ko) | 티타늄실리사이드의 형성 방법 | |
JPH09162392A (ja) | 半導体装置 | |
JP3017810B2 (ja) | 半導体装置の製造方法 |