JPH0575140B2 - - Google Patents

Info

Publication number
JPH0575140B2
JPH0575140B2 JP61185936A JP18593686A JPH0575140B2 JP H0575140 B2 JPH0575140 B2 JP H0575140B2 JP 61185936 A JP61185936 A JP 61185936A JP 18593686 A JP18593686 A JP 18593686A JP H0575140 B2 JPH0575140 B2 JP H0575140B2
Authority
JP
Japan
Prior art keywords
bus
signal
data
address strobe
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP61185936A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6341973A (ja
Inventor
Taichi Taniguchi
Mikio Ujiie
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Engineering Ltd
Original Assignee
NEC Engineering Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Engineering Ltd, Nippon Electric Co Ltd filed Critical NEC Engineering Ltd
Priority to JP18593686A priority Critical patent/JPS6341973A/ja
Publication of JPS6341973A publication Critical patent/JPS6341973A/ja
Publication of JPH0575140B2 publication Critical patent/JPH0575140B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP18593686A 1986-08-07 1986-08-07 マルチプロセツサシステム Granted JPS6341973A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18593686A JPS6341973A (ja) 1986-08-07 1986-08-07 マルチプロセツサシステム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18593686A JPS6341973A (ja) 1986-08-07 1986-08-07 マルチプロセツサシステム

Publications (2)

Publication Number Publication Date
JPS6341973A JPS6341973A (ja) 1988-02-23
JPH0575140B2 true JPH0575140B2 (lt) 1993-10-19

Family

ID=16179473

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18593686A Granted JPS6341973A (ja) 1986-08-07 1986-08-07 マルチプロセツサシステム

Country Status (1)

Country Link
JP (1) JPS6341973A (lt)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2705955B2 (ja) * 1988-10-29 1998-01-28 日本電信電話株式会社 並列情報処理装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5346243A (en) * 1976-10-08 1978-04-25 Mitsubishi Electric Corp Processor control system
JPS5697121A (en) * 1979-12-29 1981-08-05 Fujitsu Ltd Bus control system
JPS6048566A (ja) * 1983-08-26 1985-03-16 Hitachi Ltd メモリバスアクセス方式
JPS60136853A (ja) * 1983-12-26 1985-07-20 Fujitsu Ltd デ−タ転送方式

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5346243A (en) * 1976-10-08 1978-04-25 Mitsubishi Electric Corp Processor control system
JPS5697121A (en) * 1979-12-29 1981-08-05 Fujitsu Ltd Bus control system
JPS6048566A (ja) * 1983-08-26 1985-03-16 Hitachi Ltd メモリバスアクセス方式
JPS60136853A (ja) * 1983-12-26 1985-07-20 Fujitsu Ltd デ−タ転送方式

Also Published As

Publication number Publication date
JPS6341973A (ja) 1988-02-23

Similar Documents

Publication Publication Date Title
US5555425A (en) Multi-master bus arbitration system in which the address and data lines of the bus may be separately granted to individual masters
JP4008987B2 (ja) バス通信システム及びバス調停方法並びにデータ転送方法
US4737932A (en) Processor
US5293491A (en) Data processing system and memory controller for lock semaphore operations
JPS5837585B2 (ja) ケイサンキソウチ
CA1158737A (en) Shared synchronous memory multiprocessing arrangement
JPH0218657A (ja) 複数バス・マイクロコンピユータ・システム
US5649209A (en) Bus coupling information processing system for multiple access to system bus
US6026455A (en) Architecture and method for providing guaranteed access for a retrying bus master to a data transfer bridge connecting two buses in a computer system
US5341508A (en) Processing unit having multiple synchronous bus for sharing access and regulating system bus access to synchronous bus
JPH0575140B2 (lt)
WO1992006432A1 (en) Device for controlling bus
JP3240863B2 (ja) 調停回路
KR100243868B1 (ko) 주 전산기에서의 중재로직 방법
JPH0560625B2 (lt)
Nadir et al. Bus arbiter streamlines multiprocessor design
KR0126583B1 (ko) 시스템 제어기 모듈에서의 요청기 읽기 제어기(Requester Read Controller In System Controller In System Control Module)
JP2976417B2 (ja) マルチプロセッサシステム
JP2825889B2 (ja) マルチプロセッサシステムにおけるデッドロック回避回路
JPS63298555A (ja) 共有メモリ制御方式
JPH1139266A (ja) マルチプロセッサ装置
JP2632049B2 (ja) マルチプロセッサシステム
JPS6160162A (ja) バス調停方式
JP2982301B2 (ja) コンピュータ装置
JPH034349A (ja) Ｄｍａ転送方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees