JPH056905B2 - - Google Patents
Info
- Publication number
- JPH056905B2 JPH056905B2 JP62178320A JP17832087A JPH056905B2 JP H056905 B2 JPH056905 B2 JP H056905B2 JP 62178320 A JP62178320 A JP 62178320A JP 17832087 A JP17832087 A JP 17832087A JP H056905 B2 JPH056905 B2 JP H056905B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- data processing
- register
- processing processor
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004891 communication Methods 0.000 claims description 8
- 238000003672 processing method Methods 0.000 claims description 5
- 238000000034 method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02T—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO TRANSPORTATION
- Y02T10/00—Road transport of goods or passengers
- Y02T10/10—Internal combustion engine [ICE] based vehicles
- Y02T10/12—Improving ICE efficiencies
Landscapes
- Multi Processors (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62178320A JPS6421663A (en) | 1987-07-17 | 1987-07-17 | Information communication processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62178320A JPS6421663A (en) | 1987-07-17 | 1987-07-17 | Information communication processing system |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6421663A JPS6421663A (en) | 1989-01-25 |
JPH056905B2 true JPH056905B2 (US08124630-20120228-C00102.png) | 1993-01-27 |
Family
ID=16046421
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62178320A Granted JPS6421663A (en) | 1987-07-17 | 1987-07-17 | Information communication processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6421663A (US08124630-20120228-C00102.png) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49114845A (US08124630-20120228-C00102.png) * | 1973-02-28 | 1974-11-01 | ||
JPS55153027A (en) * | 1979-05-15 | 1980-11-28 | Matsushita Electric Ind Co Ltd | Interface circuit |
JPS59211161A (ja) * | 1983-05-16 | 1984-11-29 | Fujitsu Ltd | インタフエ−スram |
JPS61189053A (ja) * | 1985-02-15 | 1986-08-22 | Matsushita Graphic Commun Syst Inc | デ−タ処理装置におけるデ−タ送受信方法 |
-
1987
- 1987-07-17 JP JP62178320A patent/JPS6421663A/ja active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS49114845A (US08124630-20120228-C00102.png) * | 1973-02-28 | 1974-11-01 | ||
JPS55153027A (en) * | 1979-05-15 | 1980-11-28 | Matsushita Electric Ind Co Ltd | Interface circuit |
JPS59211161A (ja) * | 1983-05-16 | 1984-11-29 | Fujitsu Ltd | インタフエ−スram |
JPS61189053A (ja) * | 1985-02-15 | 1986-08-22 | Matsushita Graphic Commun Syst Inc | デ−タ処理装置におけるデ−タ送受信方法 |
Also Published As
Publication number | Publication date |
---|---|
JPS6421663A (en) | 1989-01-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7007126B2 (en) | Accessing a primary bus messaging unit from a secondary bus through a PCI bridge | |
JPH056905B2 (US08124630-20120228-C00102.png) | ||
JPS605369A (ja) | メモリ制御方式 | |
JP3019323B2 (ja) | イメージメモリのダイレクトアクセス方法 | |
JPH0114616B2 (US08124630-20120228-C00102.png) | ||
JPS5856891B2 (ja) | 情報処理システム | |
JPS6029139B2 (ja) | 処理装置間結合方式 | |
JPH044455A (ja) | メモリアクセス調停回路 | |
JPS5921062B2 (ja) | メモリ競合制御方式 | |
JPS61234447A (ja) | バス獲得制御装置 | |
JPS6227855A (ja) | 初期プログラム・ロ−デイング固定記憶装置削除方式 | |
JPH0285942A (ja) | データ処理システム | |
JPS5819965A (ja) | 記録装置 | |
JPS60176106A (ja) | シ−ケンスコントロ−ラ | |
JPH01248261A (ja) | デュアルポートメモリにおけるメモリアクセス制御回路 | |
JPH064469A (ja) | 入出力装置制御方式 | |
JPS62186344A (ja) | アドレス・マツプド・レジスタ | |
JPH02116346U (US08124630-20120228-C00102.png) | ||
JPS63128464A (ja) | プロセツサ回路 | |
JPH0457145A (ja) | マルチプロセッサシステム | |
JP2002091520A (ja) | プログラマブルコントローラ及びメモリモジュール | |
JPH02158857A (ja) | 入出力制御装置の制御方式 | |
JPH04120648A (ja) | 共通バス接続装置 | |
JPS58158758A (ja) | マルチcpu制御方式 | |
JPS6326906B2 (US08124630-20120228-C00102.png) |