JPH056343B2 - - Google Patents

Info

Publication number
JPH056343B2
JPH056343B2 JP59188102A JP18810284A JPH056343B2 JP H056343 B2 JPH056343 B2 JP H056343B2 JP 59188102 A JP59188102 A JP 59188102A JP 18810284 A JP18810284 A JP 18810284A JP H056343 B2 JPH056343 B2 JP H056343B2
Authority
JP
Japan
Prior art keywords
diffusion region
oxide film
region
emitter
conductivity type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59188102A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6167266A (ja
Inventor
Hitoshi Tsubone
Hirohisa Kitaguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP59188102A priority Critical patent/JPS6167266A/ja
Publication of JPS6167266A publication Critical patent/JPS6167266A/ja
Publication of JPH056343B2 publication Critical patent/JPH056343B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
    • H10D62/133—Emitter regions of BJTs

Landscapes

  • Bipolar Transistors (AREA)
JP59188102A 1984-09-10 1984-09-10 半導体装置の製造方法 Granted JPS6167266A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59188102A JPS6167266A (ja) 1984-09-10 1984-09-10 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59188102A JPS6167266A (ja) 1984-09-10 1984-09-10 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS6167266A JPS6167266A (ja) 1986-04-07
JPH056343B2 true JPH056343B2 (enExample) 1993-01-26

Family

ID=16217733

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59188102A Granted JPS6167266A (ja) 1984-09-10 1984-09-10 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS6167266A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0728308U (ja) * 1994-09-26 1995-05-30 株式会社クボタ 乗用型田植機
JP2633515B2 (ja) * 1996-05-31 1997-07-23 株式会社クボタ 乗用型田植機

Also Published As

Publication number Publication date
JPS6167266A (ja) 1986-04-07

Similar Documents

Publication Publication Date Title
US4283236A (en) Method of fabricating lateral PNP transistors utilizing selective diffusion and counter doping
US4437897A (en) Fabrication process for a shallow emitter/base transistor using same polycrystalline layer
JPH05347383A (ja) 集積回路の製法
JPH0252422B2 (enExample)
USRE31652E (en) Method of producing a semiconductor device
US4025364A (en) Process for simultaneously fabricating epitaxial resistors, base resistors, and vertical transistor bases
US4472873A (en) Method for forming submicron bipolar transistors without epitaxial growth and the resulting structure
US3945857A (en) Method for fabricating double-diffused, lateral transistors
US4030954A (en) Method of manufacturing a semiconductor integrated circuit device
US3898107A (en) Method of making a junction-isolated semiconductor integrated circuit device
US4151019A (en) Method of manufacturing integrated injection logic semiconductor devices utilizing self-aligned double-diffusion techniques
JPS6167266A (ja) 半導体装置の製造方法
US4153487A (en) Method of manufacturing intergrated injection logic semiconductor devices utilizing self-aligned double-diffusion techniques
JPH07235550A (ja) 半導体装置及びその製造方法
JP3226232B2 (ja) 半導体装置及びその製造方法
KR0154307B1 (ko) 반도체장치의 제조방법
JP2000232111A (ja) 半導体装置の製造方法
JPH0214516A (ja) 半導体装置の製造方法
JP2658983B2 (ja) 半導体装置の製造方法
JPH04152531A (ja) 半導体装置の製造方法
JPH0638476B2 (ja) 半導体装置
JPH05326857A (ja) 半導体装置の製造方法
JPS5914900B2 (ja) 半導体装置の製造方法
JPS60244036A (ja) 半導体装置とその製造方法
JPH0479334A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term