JPH0556544B2 - - Google Patents
Info
- Publication number
- JPH0556544B2 JPH0556544B2 JP61295314A JP29531486A JPH0556544B2 JP H0556544 B2 JPH0556544 B2 JP H0556544B2 JP 61295314 A JP61295314 A JP 61295314A JP 29531486 A JP29531486 A JP 29531486A JP H0556544 B2 JPH0556544 B2 JP H0556544B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- buffer memory
- boundary
- processor
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 60
- 238000010586 diagram Methods 0.000 description 4
- 230000010365 information processing Effects 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000004886 process control Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61295314A JPS63147248A (ja) | 1986-12-10 | 1986-12-10 | バツフアメモリを有するプロセッサ装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61295314A JPS63147248A (ja) | 1986-12-10 | 1986-12-10 | バツフアメモリを有するプロセッサ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63147248A JPS63147248A (ja) | 1988-06-20 |
JPH0556544B2 true JPH0556544B2 (enrdf_load_stackoverflow) | 1993-08-19 |
Family
ID=17819003
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61295314A Granted JPS63147248A (ja) | 1986-12-10 | 1986-12-10 | バツフアメモリを有するプロセッサ装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS63147248A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02156355A (ja) * | 1988-12-08 | 1990-06-15 | Nec Corp | 情報処理装置 |
-
1986
- 1986-12-10 JP JP61295314A patent/JPS63147248A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS63147248A (ja) | 1988-06-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS643755A (en) | Cache memory control system | |
US5313602A (en) | Multiprocessor system and method of control over order of transfer of data between buffer storages | |
US4658356A (en) | Control system for updating a change bit | |
JPH0556544B2 (enrdf_load_stackoverflow) | ||
JPS6153747B2 (enrdf_load_stackoverflow) | ||
JPH04128956A (ja) | マルチプロセッサシステム | |
JPH06274415A (ja) | 共有メモリシステム | |
JPS6478361A (en) | Data processing system | |
JPS61217834A (ja) | デ−タ処理装置 | |
JPH0752423B2 (ja) | デ−タ転送制御方式 | |
JPH03271859A (ja) | 情報処理装置 | |
JPS63155254A (ja) | 情報処理装置 | |
JPH03269650A (ja) | バッファ記憶装置 | |
JPH02226447A (ja) | コンピユータ・システムおよびその記憶装置アクセス方法 | |
JP3437224B2 (ja) | 遅延無効化方式 | |
JPH0447350A (ja) | 主記憶読み出し応答制御方式 | |
JPH02187840A (ja) | キャッシュメモリ制御方式 | |
JPH0612363A (ja) | メモリ制御装置およびマルチプロセッサシステム | |
JPS6367668A (ja) | マルチプロセサシステム | |
JPS63234338A (ja) | 情報処理装置 | |
JPH0447344B2 (enrdf_load_stackoverflow) | ||
JPH03127146A (ja) | 情報処理装置 | |
JPH02217944A (ja) | キャッシュメモリにおけるバス監視装置 | |
JPH03122736A (ja) | データ処理装置 | |
JPS6349257B2 (enrdf_load_stackoverflow) |