JPH0554697B2 - - Google Patents

Info

Publication number
JPH0554697B2
JPH0554697B2 JP60261483A JP26148385A JPH0554697B2 JP H0554697 B2 JPH0554697 B2 JP H0554697B2 JP 60261483 A JP60261483 A JP 60261483A JP 26148385 A JP26148385 A JP 26148385A JP H0554697 B2 JPH0554697 B2 JP H0554697B2
Authority
JP
Japan
Prior art keywords
insulating layer
polyimide insulating
polyimide
chip
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60261483A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62122258A (ja
Inventor
Shoji Nakakita
Hikari Kimura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60261483A priority Critical patent/JPS62122258A/ja
Publication of JPS62122258A publication Critical patent/JPS62122258A/ja
Priority to US07/259,319 priority patent/US4874721A/en
Publication of JPH0554697B2 publication Critical patent/JPH0554697B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/67—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their insulating layers or insulating parts
    • H10W70/68—Shapes or dispositions thereof
    • H10W70/685—Shapes or dispositions thereof comprising multiple insulating layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/15—Encapsulations, e.g. protective coatings characterised by their shape or disposition on active surfaces of flip-chip devices, e.g. underfills
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
    • H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP60261483A 1985-11-11 1985-11-22 マルチチツプパツケ−ジ Granted JPS62122258A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60261483A JPS62122258A (ja) 1985-11-22 1985-11-22 マルチチツプパツケ−ジ
US07/259,319 US4874721A (en) 1985-11-11 1988-10-18 Method of manufacturing a multichip package with increased adhesive strength

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60261483A JPS62122258A (ja) 1985-11-22 1985-11-22 マルチチツプパツケ−ジ

Publications (2)

Publication Number Publication Date
JPS62122258A JPS62122258A (ja) 1987-06-03
JPH0554697B2 true JPH0554697B2 (enExample) 1993-08-13

Family

ID=17362530

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60261483A Granted JPS62122258A (ja) 1985-11-11 1985-11-22 マルチチツプパツケ−ジ

Country Status (1)

Country Link
JP (1) JPS62122258A (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0729158Y2 (ja) * 1987-08-10 1995-07-05 新日軽株式会社 通風ドア
JP2996510B2 (ja) * 1990-11-30 2000-01-11 株式会社日立製作所 電子回路基板
CA2106872A1 (en) * 1991-03-27 1992-09-28 Charles W. Eichelberger Multichip integrated circuit module and method of fabrication
US5250843A (en) * 1991-03-27 1993-10-05 Integrated System Assemblies Corp. Multichip integrated circuit modules
FR2675946B1 (fr) * 1991-04-25 1993-08-20 Sorep Procede de montage d'une puce a circuit integre sur un substrat de cablage.
US5841193A (en) * 1996-05-20 1998-11-24 Epic Technologies, Inc. Single chip modules, repairable multichip modules, and methods of fabrication thereof
KR101767108B1 (ko) 2010-12-15 2017-08-11 삼성전자주식회사 하이브리드 기판을 구비하는 반도체 패키지 및 그 제조방법

Also Published As

Publication number Publication date
JPS62122258A (ja) 1987-06-03

Similar Documents

Publication Publication Date Title
US4874721A (en) Method of manufacturing a multichip package with increased adhesive strength
KR930010086B1 (ko) 반도체 집적회로장치
US6306686B1 (en) Method of fabricating an electronic package with interconnected chips
US4744007A (en) High density LSI package for logic circuits
US5245215A (en) Multichip packaged semiconductor device and method for manufacturing the same
JPH0220848Y2 (enExample)
JP4068974B2 (ja) 半導体装置
US6344688B1 (en) Very thin multi-chip package and method of mass producing the same
JPH09283695A (ja) 半導体実装構造
TW579560B (en) Semiconductor device and its manufacturing method
US4731700A (en) Semiconductor connection and crossover apparatus
JPH0554697B2 (enExample)
CN100501983C (zh) 半导体芯片封装
JP2000323610A (ja) フィルムキャリア型半導体装置
JP2003069181A (ja) 電子機器装置及びその製造方法
JPH04290258A (ja) マルチチップモジュール
JPH0462457B2 (enExample)
JPS63136642A (ja) 二層式半導体集積回路
JP3024596B2 (ja) フィルムキャリアテープを用いたｂｇａ型半導体装置
JP2003249606A (ja) 半導体装置及びインターポーザー
JP2924394B2 (ja) 半導体装置及びその製造方法
CN222051762U (zh) 半导体封装结构
JPH05343606A (ja) マルチチップモジュール
JPS62111456A (ja) マルチチツプパツケ−ジ
JP2831864B2 (ja) 半導体パッケージ及びその製造方法