JPH05502957A - メモリ書き込み制御方法及び装置 - Google Patents

メモリ書き込み制御方法及び装置

Info

Publication number
JPH05502957A
JPH05502957A JP3501832A JP50183291A JPH05502957A JP H05502957 A JPH05502957 A JP H05502957A JP 3501832 A JP3501832 A JP 3501832A JP 50183291 A JP50183291 A JP 50183291A JP H05502957 A JPH05502957 A JP H05502957A
Authority
JP
Japan
Prior art keywords
memory
memory write
key code
writing
control device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3501832A
Other languages
English (en)
Japanese (ja)
Inventor
ラーティカイネン,ヨウコ
Original Assignee
ラハ ― アウトマテイフデイステイス
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ラハ ― アウトマテイフデイステイス filed Critical ラハ ― アウトマテイフデイステイス
Publication of JPH05502957A publication Critical patent/JPH05502957A/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/20Address safety or protection circuits, i.e. arrangements for preventing unauthorized or accidental access
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14Protection against unauthorised use of memory or access to memory
    • G06F12/1416Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1433Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a module or a part of a module
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C7/00Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/24Memory cell safety or protection circuits, e.g. arrangements for preventing inadvertent reading or writing; Status cells; Test cells
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/18Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751Error or fault detection not based on redundancy
    • G06F11/0754Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Storage Device Security (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
JP3501832A 1990-01-05 1991-01-02 メモリ書き込み制御方法及び装置 Pending JPH05502957A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FI900063A FI86922C (fi) 1990-01-05 1990-01-05 Foerfarande och anordning foer kontrollering av inskrivning i ett minne
FI900063 1990-01-05

Publications (1)

Publication Number Publication Date
JPH05502957A true JPH05502957A (ja) 1993-05-20

Family

ID=8529649

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3501832A Pending JPH05502957A (ja) 1990-01-05 1991-01-02 メモリ書き込み制御方法及び装置

Country Status (9)

Country Link
EP (1) EP0507811A1 (fr)
JP (1) JPH05502957A (fr)
AU (1) AU640442B2 (fr)
CA (1) CA2070986A1 (fr)
FI (1) FI86922C (fr)
HU (1) HU207593B (fr)
NO (1) NO922652L (fr)
PL (1) PL292013A1 (fr)
WO (1) WO1991010192A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993007565A1 (fr) * 1991-10-01 1993-04-15 Motorola, Inc. Procede et appareil concernant la protection d'ecriture en memoire

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4493031A (en) * 1982-08-25 1985-01-08 At&T Bell Laboratories Memory write protection using timers
DE3325887A1 (de) * 1983-07-19 1985-01-31 Bosch Gmbh Robert Verfahren und vorrichtung zum schutz der mittels einer tastatur in einen ram-speicher eingegebenen informationen
US4796235A (en) * 1987-07-22 1989-01-03 Motorola, Inc. Write protect mechanism for non-volatile memory

Also Published As

Publication number Publication date
PL292013A1 (en) 1992-03-23
FI86922B (fi) 1992-07-15
FI900063A0 (fi) 1990-01-05
CA2070986A1 (fr) 1991-07-06
AU6973891A (en) 1991-07-24
WO1991010192A1 (fr) 1991-07-11
AU640442B2 (en) 1993-08-26
HU9202106D0 (en) 1992-10-28
HUT61109A (en) 1992-11-30
EP0507811A1 (fr) 1992-10-14
NO922652D0 (no) 1992-07-03
NO922652L (no) 1992-07-03
FI86922C (fi) 1992-10-26
HU207593B (en) 1993-04-28
FI900063A (fi) 1991-07-06

Similar Documents

Publication Publication Date Title
US5963970A (en) Method and apparatus for tracking erase cycles utilizing active and inactive wear bar blocks having first and second count fields
US4603406A (en) Power backed-up dual memory system
PL173398B1 (pl) Sposób zapisu danych do pamięci nieulotnej w urządzeniu stanowiącym układ scalony oraz urządzenie stanowiące układ scalony
JP2012128643A (ja) メモリシステム
NO315959B1 (no) Fremgangsmåter til lagring av data i et ikke-flyktig minne
US5226006A (en) Write protection circuit for use with an electrically alterable non-volatile memory card
JP2000099405A (ja) フラッシュメモリを有する電子機器
JP3376306B2 (ja) データ処理装置、そのデータ処理方法
JP2002062956A (ja) 停電処理方法及び停電処理装置
JPH05502957A (ja) メモリ書き込み制御方法及び装置
JP3070512B2 (ja) メモリシステムの初期化診断方法
US5204964A (en) Method and apparatus for resetting a memory upon power recovery
US11907136B2 (en) Apparatuses, systems, and methods for invalidating expired memory
EP0858631B1 (fr) Copie de sauvegarde de donnees sur une unite a bande magnetique avec memoire cache
JPH0778231A (ja) メモリカード
JPH10161942A (ja) 情報記憶方法及び情報記憶装置及び情報処理装置
JPH09212424A (ja) ディスクキャッシュ及びディスクキャッシュ方法
CN100524239C (zh) 储存装置的数据保护方法
JP2006318105A (ja) 監視システム
JPH07319637A (ja) ディスク装置の制御装置およびディスク装置の制御方 法
JP2713317B2 (ja) ディスク装置における電源瞬断時の書き込みデータ保護方式
JPH0728707A (ja) 不揮発性メモリのデ−タ保護方法
WO2024009064A1 (fr) Système d'effacement de données
JP3196094B2 (ja) メモリ監視装置
JPH05108493A (ja) メモリ制御方式