JPH0548559B2 - - Google Patents

Info

Publication number
JPH0548559B2
JPH0548559B2 JP62242188A JP24218887A JPH0548559B2 JP H0548559 B2 JPH0548559 B2 JP H0548559B2 JP 62242188 A JP62242188 A JP 62242188A JP 24218887 A JP24218887 A JP 24218887A JP H0548559 B2 JPH0548559 B2 JP H0548559B2
Authority
JP
Japan
Prior art keywords
data
memory
access ports
access
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP62242188A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6484490A (en
Inventor
Shinichi Habata
Yuzuru Tanaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP62242188A priority Critical patent/JPS6484490A/ja
Publication of JPS6484490A publication Critical patent/JPS6484490A/ja
Publication of JPH0548559B2 publication Critical patent/JPH0548559B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
JP62242188A 1987-09-25 1987-09-25 Multi-port memory Granted JPS6484490A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62242188A JPS6484490A (en) 1987-09-25 1987-09-25 Multi-port memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62242188A JPS6484490A (en) 1987-09-25 1987-09-25 Multi-port memory

Publications (2)

Publication Number Publication Date
JPS6484490A JPS6484490A (en) 1989-03-29
JPH0548559B2 true JPH0548559B2 (enExample) 1993-07-21

Family

ID=17085612

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62242188A Granted JPS6484490A (en) 1987-09-25 1987-09-25 Multi-port memory

Country Status (1)

Country Link
JP (1) JPS6484490A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPWO2007141999A1 (ja) 2006-06-02 2009-10-22 株式会社ルネサステクノロジ 半導体装置

Also Published As

Publication number Publication date
JPS6484490A (en) 1989-03-29

Similar Documents

Publication Publication Date Title
US4845664A (en) On-chip bit reordering structure
US5261068A (en) Dual path memory retrieval system for an interleaved dynamic RAM memory unit
KR19990007287A (ko) 반도체 집적회로, 컴퓨터 시스템, 데이터 처리장치 및 데이터 처리방법
US5075889A (en) Arrangement of data cells and neural network system utilizing such an arrangement
JP2682026B2 (ja) ファーストインファーストアウト型半導体メモリ
JPS62202246A (ja) メモリ装置
JPH077260B2 (ja) 画像データ回転処理装置及びその方法
US5745914A (en) Technique for converting system signals from one address configuration to a different address configuration
JPH01320564A (ja) 並列処理装置
JPH0696196A (ja) 全回転ケース中での高速ページモードの使用
JPH0548559B2 (enExample)
US7231413B2 (en) Transposition circuit
US5193203A (en) System for rearranging sequential data words from an initial order to an arrival order in a predetermined order
JP2000187983A (ja) メモリ装置
JPS6158058A (ja) 半導体記憶装置
JPS62205452A (ja) 記憶制御方式
JPS59177782A (ja) バツフアメモリ制御方式
JPH05151769A (ja) マルチポートメモリ
JPH0477934B2 (enExample)
JPS5841584B2 (ja) マルチアクセスメモリ方法およびマルチアクセス用メモリチツプ
JPH0432479B2 (enExample)
JP2751124B2 (ja) 画像処理装置
JPH0728987A (ja) 映像信号処理装置
JPH07110786A (ja) 半導体記憶装置
JPS6340972A (ja) メモリ制御方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees