JPH0477934B2 - - Google Patents
Info
- Publication number
- JPH0477934B2 JPH0477934B2 JP62242186A JP24218687A JPH0477934B2 JP H0477934 B2 JPH0477934 B2 JP H0477934B2 JP 62242186 A JP62242186 A JP 62242186A JP 24218687 A JP24218687 A JP 24218687A JP H0477934 B2 JPH0477934 B2 JP H0477934B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- memory
- write
- memories
- column
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Dram (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62242186A JPS6484349A (en) | 1987-09-25 | 1987-09-25 | Multi-port memory |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62242186A JPS6484349A (en) | 1987-09-25 | 1987-09-25 | Multi-port memory |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6484349A JPS6484349A (en) | 1989-03-29 |
| JPH0477934B2 true JPH0477934B2 (enExample) | 1992-12-09 |
Family
ID=17085585
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62242186A Granted JPS6484349A (en) | 1987-09-25 | 1987-09-25 | Multi-port memory |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6484349A (enExample) |
-
1987
- 1987-09-25 JP JP62242186A patent/JPS6484349A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6484349A (en) | 1989-03-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR19990007287A (ko) | 반도체 집적회로, 컴퓨터 시스템, 데이터 처리장치 및 데이터 처리방법 | |
| JP2002518730A (ja) | 単一命令複数データシステムに使用するレジスタにアクセスするレジスタおよびアクセス方法 | |
| JPH06162227A (ja) | ベクトル並列計算機 | |
| KR100676982B1 (ko) | 데이터 처리 장치 및 방법과 컴퓨터 판독 가능 저장 매체 | |
| JPH04316153A (ja) | ニューロプロセッサ | |
| JPH0477934B2 (enExample) | ||
| CN118469795A (zh) | 地址数据的写入方法及装置、电子设备与存储介质 | |
| JPS59177782A (ja) | バツフアメモリ制御方式 | |
| JPS6158058A (ja) | 半導体記憶装置 | |
| JPS62205452A (ja) | 記憶制御方式 | |
| EP0500383B1 (en) | Data processing system | |
| JPH0548559B2 (enExample) | ||
| JPS61256478A (ja) | 並列処理計算機 | |
| JPS6340972A (ja) | メモリ制御方式 | |
| KR20250113208A (ko) | 메모리 디바이스 및 메모리 디바이스의 동작 방법 | |
| JP2025511246A (ja) | メモリアーキテクチャ | |
| JPS5841584B2 (ja) | マルチアクセスメモリ方法およびマルチアクセス用メモリチツプ | |
| JPH04149892A (ja) | メモリ制御方法 | |
| JP2953584B2 (ja) | マルチプロセッサシステムにおける各メモリボードの記憶保護方式 | |
| KR20250104028A (ko) | 레지스터 파일 연산기 및 레지스터 파일 연산기의 동작 방법 | |
| JPH01156863A (ja) | 計算機システム | |
| JP2590704B2 (ja) | 並列プロセッサlsi | |
| CN118860954A (zh) | 存算芯片及数据处理方法 | |
| JPH024020B2 (enExample) | ||
| JPH07110786A (ja) | 半導体記憶装置 |