JPH0544696B2 - - Google Patents
Info
- Publication number
- JPH0544696B2 JPH0544696B2 JP60044096A JP4409685A JPH0544696B2 JP H0544696 B2 JPH0544696 B2 JP H0544696B2 JP 60044096 A JP60044096 A JP 60044096A JP 4409685 A JP4409685 A JP 4409685A JP H0544696 B2 JPH0544696 B2 JP H0544696B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- cpu
- output
- central processing
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
- 
        - Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
 
Landscapes
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP60044096A JPS61202258A (ja) | 1985-03-06 | 1985-03-06 | チャネル処理装置 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP60044096A JPS61202258A (ja) | 1985-03-06 | 1985-03-06 | チャネル処理装置 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS61202258A JPS61202258A (ja) | 1986-09-08 | 
| JPH0544696B2 true JPH0544696B2 (OSRAM) | 1993-07-07 | 
Family
ID=12682085
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP60044096A Granted JPS61202258A (ja) | 1985-03-06 | 1985-03-06 | チャネル処理装置 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS61202258A (OSRAM) | 
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS63116257A (ja) * | 1986-11-04 | 1988-05-20 | Nippon Telegr & Teleph Corp <Ntt> | フアイル制御装置 | 
| JPH0752428B2 (ja) * | 1987-08-27 | 1995-06-05 | 富士通株式会社 | プロセッサ制御方式 | 
| JP2619137B2 (ja) * | 1990-11-19 | 1997-06-11 | 三菱電機株式会社 | A―d変換装置 | 
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS5537666A (en) * | 1978-09-09 | 1980-03-15 | Nippon Telegr & Teleph Corp <Ntt> | Information transfer controller | 
| JPS56127260A (en) * | 1980-03-10 | 1981-10-05 | Hitachi Ltd | Volume sharing system | 
- 
        1985
        - 1985-03-06 JP JP60044096A patent/JPS61202258A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS61202258A (ja) | 1986-09-08 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| US4481572A (en) | Multiconfigural computers utilizing a time-shared bus | |
| US6711643B2 (en) | Method and apparatus for interrupt redirection for arm processors | |
| US4736319A (en) | Interrupt mechanism for multiprocessing system having a plurality of interrupt lines in both a global bus and cell buses | |
| JPS5841538B2 (ja) | マルチプロセツサシステム ノ ユウセンセイギヨホウシキ | |
| JPH0650493B2 (ja) | データ処理装置 | |
| US5507032A (en) | Multiprocessor I/O request control system forming device drive queue and processor interrupt queue from rows and cells of I/O request table and interrupt request table | |
| EP0435092B1 (en) | Data processing system with direct memory access controller and method for varying communication bus masterchip in response to prioritized interrupt requests | |
| JPH0544696B2 (OSRAM) | ||
| JPH10283304A (ja) | 割り込み要求を処理する方法及びシステム | |
| US20240403126A1 (en) | Smart interrupt controller | |
| JP2000298652A (ja) | マルチプロセッサ | |
| JP2001167058A (ja) | 情報処理装置 | |
| JP2004537809A (ja) | システムオンチップ設計用の効率的な割り込みシステム | |
| US20050223130A1 (en) | Data transfer between an external data source and a memory associated with a data processor | |
| JPH0352097B2 (OSRAM) | ||
| JPH01305461A (ja) | バス使用権制御方式 | |
| EP1249757B1 (en) | Interrupt throttling for inter-processor communications | |
| JPH056333A (ja) | マルチプロセサシステム | |
| SU1580384A1 (ru) | Устройство дл сопр жени процессора с сетевым контроллером | |
| JP2504528B2 (ja) | 主記憶制御装置間バス制御方式 | |
| JP2643116B2 (ja) | 主記憶制御装置 | |
| JPS6143369A (ja) | マルチプロセツサシステム | |
| JPH02252044A (ja) | コプロセッサ及びデータ転送制御方式 | |
| JPH03152648A (ja) | バス使用権調停回路 | |
| JPH1115792A (ja) | マルチマイクロプロセッサシステム | 
Legal Events
| Date | Code | Title | Description | 
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |