JPH0544052B2 - - Google Patents

Info

Publication number
JPH0544052B2
JPH0544052B2 JP63237163A JP23716388A JPH0544052B2 JP H0544052 B2 JPH0544052 B2 JP H0544052B2 JP 63237163 A JP63237163 A JP 63237163A JP 23716388 A JP23716388 A JP 23716388A JP H0544052 B2 JPH0544052 B2 JP H0544052B2
Authority
JP
Japan
Prior art keywords
communication
control unit
interface control
input
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63237163A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0283757A (ja
Inventor
Kazutoshi Washio
Toshiaki Koyama
Tetsuji Ogawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP63237163A priority Critical patent/JPH0283757A/ja
Priority to DE19893931514 priority patent/DE3931514C2/de
Publication of JPH0283757A publication Critical patent/JPH0283757A/ja
Publication of JPH0544052B2 publication Critical patent/JPH0544052B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163Interprocessor communication
    • G06F15/17Interprocessor communication using an input/output type connection, e.g. channel, I/O port
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Computer And Data Communications (AREA)
  • Multi Processors (AREA)
JP63237163A 1988-09-21 1988-09-21 通信制御システム Granted JPH0283757A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP63237163A JPH0283757A (ja) 1988-09-21 1988-09-21 通信制御システム
DE19893931514 DE3931514C2 (de) 1988-09-21 1989-09-21 Kanaladapter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63237163A JPH0283757A (ja) 1988-09-21 1988-09-21 通信制御システム

Publications (2)

Publication Number Publication Date
JPH0283757A JPH0283757A (ja) 1990-03-23
JPH0544052B2 true JPH0544052B2 (fr) 1993-07-05

Family

ID=17011319

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63237163A Granted JPH0283757A (ja) 1988-09-21 1988-09-21 通信制御システム

Country Status (2)

Country Link
JP (1) JPH0283757A (fr)
DE (1) DE3931514C2 (fr)

Families Citing this family (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5440752A (en) 1991-07-08 1995-08-08 Seiko Epson Corporation Microprocessor architecture with a switch network for data transfer between cache, memory port, and IOU
WO2001001262A1 (fr) 1999-06-24 2001-01-04 Fujitsu Limited Controleur de peripherique et systeme d'entree/sortie
DE102005048585A1 (de) * 2005-10-06 2007-04-12 Robert Bosch Gmbh Teilnehmer und Kommunikationscontroller eines Kommunikationssystems und Verfahren zur Realisierung einer Gateway-Funktionalität in einem Teilnehmer eines Kommunikationssystems
US7500023B2 (en) 2006-10-10 2009-03-03 International Business Machines Corporation Facilitating input/output processing by using transport control words to reduce input/output communications
US7502873B2 (en) 2006-10-10 2009-03-10 International Business Machines Corporation Facilitating access to status and measurement data associated with input/output processing
US7937507B2 (en) 2008-02-14 2011-05-03 International Business Machines Corporation Extended measurement word determination at a channel subsystem of an I/O processing system
US7890668B2 (en) 2008-02-14 2011-02-15 International Business Machines Corporation Providing indirect data addressing in an input/output processing system where the indirect data address list is non-contiguous
US7899944B2 (en) 2008-02-14 2011-03-01 International Business Machines Corporation Open exchange limiting in an I/O processing system
US7840718B2 (en) 2008-02-14 2010-11-23 International Business Machines Corporation Processing of data to suspend operations in an input/output processing log-out system
US8312189B2 (en) 2008-02-14 2012-11-13 International Business Machines Corporation Processing of data to monitor input/output operations
US7917813B2 (en) 2008-02-14 2011-03-29 International Business Machines Corporation Exception condition determination at a control unit in an I/O processing system
US8176222B2 (en) 2008-02-14 2012-05-08 International Business Machines Corporation Early termination of an I/O operation in an I/O processing system
US7941570B2 (en) 2008-02-14 2011-05-10 International Business Machines Corporation Bi-directional data transfer within a single I/O operation
US8196149B2 (en) 2008-02-14 2012-06-05 International Business Machines Corporation Processing of data to determine compatability in an input/output processing system
US8095847B2 (en) 2008-02-14 2012-01-10 International Business Machines Corporation Exception condition handling at a channel subsystem in an I/O processing system
US8108570B2 (en) 2008-02-14 2012-01-31 International Business Machines Corporation Determining the state of an I/O operation
US7908403B2 (en) * 2008-02-14 2011-03-15 International Business Machines Corporation Reserved device access contention reduction
US8214562B2 (en) 2008-02-14 2012-07-03 International Business Machines Corporation Processing of data to perform system changes in an input/output processing system
US7904605B2 (en) 2008-02-14 2011-03-08 International Business Machines Corporation Computer command and response for determining the state of an I/O operation
US7840717B2 (en) 2008-02-14 2010-11-23 International Business Machines Corporation Processing a variable length device command word at a control unit in an I/O processing system
US8001298B2 (en) 2008-02-14 2011-08-16 International Business Machines Corporation Providing extended measurement data in an I/O processing system
US8166206B2 (en) 2008-02-14 2012-04-24 International Business Machines Corporation Cancel instruction and command for determining the state of an I/O operation
US8082481B2 (en) 2008-02-14 2011-12-20 International Business Machines Corporation Multiple CRC insertion in an output data stream
US9052837B2 (en) 2008-02-14 2015-06-09 International Business Machines Corporation Processing communication data in a ships passing condition
US8478915B2 (en) 2008-02-14 2013-07-02 International Business Machines Corporation Determining extended capability of a channel path
US8117347B2 (en) 2008-02-14 2012-02-14 International Business Machines Corporation Providing indirect data addressing for a control block at a channel subsystem of an I/O processing system
US7937504B2 (en) 2008-07-31 2011-05-03 International Business Machines Corporation Transport control channel program message pairing
US8055807B2 (en) 2008-07-31 2011-11-08 International Business Machines Corporation Transport control channel program chain linking including determining sequence order
US7904606B2 (en) 2008-07-31 2011-03-08 International Business Machines Corporation Transport control channel program chain linked branching
US8332542B2 (en) 2009-11-12 2012-12-11 International Business Machines Corporation Communication with input/output system devices
US8677027B2 (en) 2011-06-01 2014-03-18 International Business Machines Corporation Fibre channel input/output data routing system and method
US8738811B2 (en) 2011-06-01 2014-05-27 International Business Machines Corporation Fibre channel input/output data routing system and method
US8583988B2 (en) 2011-06-01 2013-11-12 International Business Machines Corporation Fibre channel input/output data routing system and method
US8364853B2 (en) 2011-06-01 2013-01-29 International Business Machines Corporation Fibre channel input/output data routing system and method
US9021155B2 (en) 2011-06-01 2015-04-28 International Business Machines Corporation Fibre channel input/output data routing including discarding of data transfer requests in response to error detection
US8364854B2 (en) 2011-06-01 2013-01-29 International Business Machines Corporation Fibre channel input/output data routing system and method
US8346978B1 (en) 2011-06-30 2013-01-01 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8312176B1 (en) 2011-06-30 2012-11-13 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8473641B2 (en) 2011-06-30 2013-06-25 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8549185B2 (en) 2011-06-30 2013-10-01 International Business Machines Corporation Facilitating transport mode input/output operations between a channel subsystem and input/output devices
US8918542B2 (en) 2013-03-15 2014-12-23 International Business Machines Corporation Facilitating transport mode data transfer between a channel subsystem and input/output devices
US8990439B2 (en) 2013-05-29 2015-03-24 International Business Machines Corporation Transport mode data transfer between a channel subsystem and input/output devices

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IL79842A (en) * 1985-12-17 1990-02-09 Gen Electric Data switching for combined bus and star data network
DD247764A1 (de) * 1986-03-26 1987-07-15 Elektroprojekt Anlagenbau Veb Verfahren zum informationsaustausch in einem dezentralen mehrrechnerkomplex

Also Published As

Publication number Publication date
DE3931514C2 (de) 1996-01-25
JPH0283757A (ja) 1990-03-23
DE3931514A1 (de) 1990-03-22

Similar Documents

Publication Publication Date Title
JPH0544052B2 (fr)
US5991797A (en) Method for directing I/O transactions between an I/O device and a memory
US4574284A (en) Communication bus interface unit
EP0312739B1 (fr) Appareil et méthode pour l'interconnexion d'une application d'un dispositif d'accès à des services transparents avec une source à distance
EP0317466B1 (fr) Mécanisme et méthode pour la commande du flux inverse
WO1999038086A2 (fr) Architecture de liaisons entre bus pour systeme de traitement de donnees
JP7251648B2 (ja) サーバ内遅延制御システム、サーバ内遅延制御装置、サーバ内遅延制御方法およびプログラム
CN115298656A (zh) 用于调度可共享pcie端点设备的系统和方法
EP0133117A2 (fr) Réseau local à fontionnement indépendant
US7376956B2 (en) System for performing multiple functions in parallel time
CN117041147B (zh) 智能网卡设备、主机设备和方法及系统
JP4019406B2 (ja) データ通信装置
JP2000244585A (ja) バスインタフェース回路
JP2564550B2 (ja) 統合交換機
JP2820942B2 (ja) 通信プロトコル処理方法
JPS61143858A (ja) 複数のオペレ−テイングシステムの下におけるフアイルの共用方法
KR100344201B1 (ko) 뱅킹 시스템의 상용 티시피/아이피 접속 장치
CN114584423A (zh) 基于虚拟绑定网卡的通信方法及装置
JP2752894B2 (ja) ファイル転送装置
KR910005777B1 (ko) 퍼스널컴퓨터 접속 처리장치의 n회선 처리방법
JPS62286155A (ja) マルチcpu制御方式
JPH0887477A (ja) サービス要求依頼方法
Shin et al. A floating communication processor architecture in a distributed real-time system
Bressler Interprocess communication on the ARPA computer network.
JPS6079461A (ja) 負荷分散方式