JPH0535909B2 - - Google Patents

Info

Publication number
JPH0535909B2
JPH0535909B2 JP62197659A JP19765987A JPH0535909B2 JP H0535909 B2 JPH0535909 B2 JP H0535909B2 JP 62197659 A JP62197659 A JP 62197659A JP 19765987 A JP19765987 A JP 19765987A JP H0535909 B2 JPH0535909 B2 JP H0535909B2
Authority
JP
Japan
Prior art keywords
simulation
clock
event
integrated circuit
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP62197659A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6441975A (en
Inventor
Masahiko Koike
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP62197659A priority Critical patent/JPS6441975A/ja
Publication of JPS6441975A publication Critical patent/JPS6441975A/ja
Publication of JPH0535909B2 publication Critical patent/JPH0535909B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
JP62197659A 1987-08-07 1987-08-07 Simulator Granted JPS6441975A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62197659A JPS6441975A (en) 1987-08-07 1987-08-07 Simulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62197659A JPS6441975A (en) 1987-08-07 1987-08-07 Simulator

Publications (2)

Publication Number Publication Date
JPS6441975A JPS6441975A (en) 1989-02-14
JPH0535909B2 true JPH0535909B2 (index.php) 1993-05-27

Family

ID=16378184

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62197659A Granted JPS6441975A (en) 1987-08-07 1987-08-07 Simulator

Country Status (1)

Country Link
JP (1) JPS6441975A (index.php)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2924968B2 (ja) * 1989-07-20 1999-07-26 富士通株式会社 時間双方向シミュレーション装置

Also Published As

Publication number Publication date
JPS6441975A (en) 1989-02-14

Similar Documents

Publication Publication Date Title
US5327361A (en) Events trace gatherer for a logic simulation machine
JPH0458072B2 (index.php)
US5781718A (en) Method for generating test pattern sets during a functional simulation and apparatus
EP0472818A2 (en) Built-in self test for integrated circuits
JPS633344B2 (index.php)
Jephson et al. A three-value computer design verification system
JPH0511329B2 (index.php)
US5193068A (en) Method of inducing off-circuit behavior in a physical model
US20050055190A1 (en) Circuit operation verification device and method
JPH0535909B2 (index.php)
JPS6141017B2 (index.php)
US4995037A (en) Adjustment method and apparatus of a computer
JP3212709B2 (ja) ロジックシミュレーション装置
CA1212770A (en) Method for propagating unknown digital values in a hardware based complex circuit simulation system
Bellon et al. Taking into account asynchronous signals in functional test of complex circuits
JP2845032B2 (ja) 論理シミュレーション装置
JPS60173483A (ja) 論理回路シミュレーション装置
JPH0391195A (ja) メモリ回路
JPS60163141A (ja) シミユレ−タ
JP2824853B2 (ja) パターンデータ書込み方式
SU1520534A1 (ru) Устройство дл моделировани конечных автоматов
JPH0821043B2 (ja) シミュレーション方法
JP2834020B2 (ja) テスト容易化設計装置
SU1543408A1 (ru) Устройство дл формировани тестов
JP3048969B2 (ja) サイクルベースシミュレータ

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees