JPH0531826B2 - - Google Patents
Info
- Publication number
- JPH0531826B2 JPH0531826B2 JP24582286A JP24582286A JPH0531826B2 JP H0531826 B2 JPH0531826 B2 JP H0531826B2 JP 24582286 A JP24582286 A JP 24582286A JP 24582286 A JP24582286 A JP 24582286A JP H0531826 B2 JPH0531826 B2 JP H0531826B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring board
- wiring
- insulating
- board
- adhesive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductor Substances 0.000 claims description 53
- 230000001070 adhesive effect Effects 0.000 claims description 24
- 239000000853 adhesive Substances 0.000 claims description 20
- 239000011248 coating agent Substances 0.000 claims description 14
- 238000000576 coating method Methods 0.000 claims description 14
- 238000009413 insulation Methods 0.000 claims description 3
- 239000000758 substrate Substances 0.000 description 22
- 230000006870 function Effects 0.000 description 18
- 239000003822 epoxy resin Substances 0.000 description 8
- 229920000647 polyepoxide Polymers 0.000 description 8
- 239000000463 material Substances 0.000 description 6
- 229910001128 Sn alloy Inorganic materials 0.000 description 5
- 229910045601 alloy Inorganic materials 0.000 description 5
- 239000000956 alloy Substances 0.000 description 5
- 229910020220 Pb—Sn Inorganic materials 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000035939 shock Effects 0.000 description 4
- 229910000978 Pb alloy Inorganic materials 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 238000002844 melting Methods 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- 230000003014 reinforcing effect Effects 0.000 description 2
- 229910001020 Au alloy Inorganic materials 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 239000003795 chemical substances by application Substances 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 239000000284 extract Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000002028 premature Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/144—Stacked arrangements of planar printed circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
Landscapes
- Combinations Of Printed Boards (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61245822A JPS6399558A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61245822A JPS6399558A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6399558A JPS6399558A (ja) | 1988-04-30 |
JPH0531826B2 true JPH0531826B2 (enrdf_load_stackoverflow) | 1993-05-13 |
Family
ID=17139367
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61245822A Granted JPS6399558A (ja) | 1986-10-15 | 1986-10-15 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6399558A (enrdf_load_stackoverflow) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5793116A (en) * | 1996-05-29 | 1998-08-11 | Mcnc | Microelectronic packaging using arched solder columns |
US6147411A (en) * | 1998-03-31 | 2000-11-14 | Micron Technology, Inc. | Vertical surface mount package utilizing a back-to-back semiconductor device module |
US6418033B1 (en) | 2000-11-16 | 2002-07-09 | Unitive Electronics, Inc. | Microelectronic packages in which second microelectronic substrates are oriented relative to first microelectronic substrates at acute angles |
AU2003256360A1 (en) | 2002-06-25 | 2004-01-06 | Unitive International Limited | Methods of forming electronic structures including conductive shunt layers and related structures |
JP6382888B2 (ja) * | 2016-06-09 | 2018-08-29 | Nissha株式会社 | 電極パターン一体化成形品及びその製造方法 |
-
1986
- 1986-10-15 JP JP61245822A patent/JPS6399558A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6399558A (ja) | 1988-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4505983B2 (ja) | 半導体装置 | |
US6025648A (en) | Shock resistant semiconductor device and method for producing same | |
KR101009121B1 (ko) | 삽입 기판에 접속하기 위한 중간 접촉자를 갖는마이크로일렉트로닉 장치, 및 중간 접촉자를 갖는마이크로일렉트로닉 장치를 패키징하는 방법 | |
US6815254B2 (en) | Semiconductor package with multiple sides having package contacts | |
US8525322B1 (en) | Semiconductor package having a plurality of input/output members | |
US8409930B2 (en) | Semiconductor device manufacturing method | |
JP5568205B2 (ja) | インタポーザ、インタポーザパッケージ、及びそれらを使用したデバイス組立体 | |
US20020096785A1 (en) | Semiconductor device having stacked multi chip module structure | |
US20020027275A1 (en) | Semiconductor device | |
JPH09129670A (ja) | フリップチップのための接点高密度型ボール・グリッド・アレー・パッケージ | |
JPH0531826B2 (enrdf_load_stackoverflow) | ||
US8872318B2 (en) | Through interposer wire bond using low CTE interposer with coarse slot apertures | |
KR102781967B1 (ko) | 캐패시터 와이어 및 이를 포함하는 전자장치 | |
JPH0567070B2 (enrdf_load_stackoverflow) | ||
US6198161B1 (en) | Semiconductor device | |
KR101123797B1 (ko) | 적층 반도체 패키지 | |
KR101179514B1 (ko) | 적층 반도체 패키지 및 그의 제조 방법 | |
CN113161319B (zh) | 半导体结构及其制作方法 | |
JP3558070B2 (ja) | 半導体装置およびその製造方法 | |
KR20110001182A (ko) | 반도체 패키지의 제조방법 | |
JPH0531827B2 (enrdf_load_stackoverflow) | ||
JPH0533829B2 (enrdf_load_stackoverflow) | ||
KR950006129Y1 (ko) | 반도체 조립장치 | |
CN120184123A (zh) | 利用接合引线作为互联的半导体封装件 | |
JPS6362335A (ja) | 集積回路装置 |