JPH0530065B2 - - Google Patents

Info

Publication number
JPH0530065B2
JPH0530065B2 JP7294883A JP7294883A JPH0530065B2 JP H0530065 B2 JPH0530065 B2 JP H0530065B2 JP 7294883 A JP7294883 A JP 7294883A JP 7294883 A JP7294883 A JP 7294883A JP H0530065 B2 JPH0530065 B2 JP H0530065B2
Authority
JP
Japan
Prior art keywords
wiring layer
insulating film
wiring
etching
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP7294883A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59200439A (ja
Inventor
Mitsunao Chiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP7294883A priority Critical patent/JPS59200439A/ja
Publication of JPS59200439A publication Critical patent/JPS59200439A/ja
Publication of JPH0530065B2 publication Critical patent/JPH0530065B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP7294883A 1983-04-27 1983-04-27 半導体装置の製造方法 Granted JPS59200439A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7294883A JPS59200439A (ja) 1983-04-27 1983-04-27 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7294883A JPS59200439A (ja) 1983-04-27 1983-04-27 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS59200439A JPS59200439A (ja) 1984-11-13
JPH0530065B2 true JPH0530065B2 (ko) 1993-05-07

Family

ID=13504110

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7294883A Granted JPS59200439A (ja) 1983-04-27 1983-04-27 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS59200439A (ko)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2699389B2 (ja) * 1988-03-25 1998-01-19 日本電気株式会社 半導体装置の製造方法
JPH04226054A (ja) * 1990-03-02 1992-08-14 Toshiba Corp 多層配線構造を有する半導体装置及びその製造方法
US5243220A (en) * 1990-03-23 1993-09-07 Kabushiki Kaisha Toshiba Semiconductor device having miniaturized contact electrode and wiring structure
US5286674A (en) * 1992-03-02 1994-02-15 Motorola, Inc. Method for forming a via structure and semiconductor device having the same
US5702981A (en) * 1995-09-29 1997-12-30 Maniar; Papu D. Method for forming a via in a semiconductor device

Also Published As

Publication number Publication date
JPS59200439A (ja) 1984-11-13

Similar Documents

Publication Publication Date Title
US7084508B2 (en) Semiconductor device with multiple layer insulating film
KR100489978B1 (ko) 도핑처리된 이산화규소의 선택적인 에칭을 위한 에칭스톱제로서의 비도핑처리된 이산화규소
US4396460A (en) Method of forming groove isolation in a semiconductor device
US5109267A (en) Method for producing an integrated circuit structure with a dense multilayer metallization pattern
EP0127946A1 (en) Method of producing a via in a semiconductor device
JPH0563940B2 (ko)
US5683938A (en) Method for filling contact holes with metal by two-step deposition
JPH0332215B2 (ko)
JP2671380B2 (ja) 半導体装置の製造方法
JPH0530065B2 (ko)
US6376357B1 (en) Method for manufacturing a semiconductor device with voids in the insulation film between wirings
US4749663A (en) Process of fabricating a semiconductor IC involving simultaneous sputter etching and deposition
JP3439135B2 (ja) 半導体装置の製造方法及び半導体装置
JPH09306992A (ja) 半導体装置およびその製造方法
JPH0483336A (ja) 半導体装置の製造方法
JPH0570938B2 (ko)
JPH07235594A (ja) 半導体装置の製造方法
JPS6366425B2 (ko)
KR100352304B1 (ko) 반도체 장치 및 그 제조 방법
EP0646954A2 (en) Low-defect one-step etching process
JPH01296644A (ja) 半導体装置の製造方法
KR19990076226A (ko) 디램 셀 커패시터의 제조 방법
KR100506871B1 (ko) 글래스층을 이용한 스토리지 노드 형성 방법
KR100211544B1 (ko) 반도체 소자의 캐패시터 제조방법
JPH04127425A (ja) 半導体集積回路の製造方法