JPH0524227Y2 - - Google Patents

Info

Publication number
JPH0524227Y2
JPH0524227Y2 JP16330385U JP16330385U JPH0524227Y2 JP H0524227 Y2 JPH0524227 Y2 JP H0524227Y2 JP 16330385 U JP16330385 U JP 16330385U JP 16330385 U JP16330385 U JP 16330385U JP H0524227 Y2 JPH0524227 Y2 JP H0524227Y2
Authority
JP
Japan
Prior art keywords
signal
output
delay
memory
clock input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP16330385U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6271580U (fi
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16330385U priority Critical patent/JPH0524227Y2/ja
Publication of JPS6271580U publication Critical patent/JPS6271580U/ja
Application granted granted Critical
Publication of JPH0524227Y2 publication Critical patent/JPH0524227Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
JP16330385U 1985-10-24 1985-10-24 Expired - Lifetime JPH0524227Y2 (fi)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16330385U JPH0524227Y2 (fi) 1985-10-24 1985-10-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16330385U JPH0524227Y2 (fi) 1985-10-24 1985-10-24

Publications (2)

Publication Number Publication Date
JPS6271580U JPS6271580U (fi) 1987-05-07
JPH0524227Y2 true JPH0524227Y2 (fi) 1993-06-21

Family

ID=31091376

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16330385U Expired - Lifetime JPH0524227Y2 (fi) 1985-10-24 1985-10-24

Country Status (1)

Country Link
JP (1) JPH0524227Y2 (fi)

Also Published As

Publication number Publication date
JPS6271580U (fi) 1987-05-07

Similar Documents

Publication Publication Date Title
US4786823A (en) Noise pulse suppressing circuit in digital system
JPH0524227Y2 (fi)
JPS6037961U (ja) デイジタル2値グル−プ呼出回路装置
US6204711B1 (en) Reduced error asynchronous clock
US4728816A (en) Error and calibration pulse generator
JPH11163689A (ja) クロック逓倍回路
US4802168A (en) Test signal generating circuit
JP2545010B2 (ja) ゲ―ト装置
JP2936800B2 (ja) 信号発生装置
JPS54100651A (en) Pulse-width/pusle-period converter circuit
KR100236083B1 (ko) 펄스 발생회로
JPS639686B2 (fi)
JPS6027970Y2 (ja) Ic試験装置用タイミング発生装置
JPH0119545B2 (fi)
JPH0540469Y2 (fi)
KR100486236B1 (ko) 2의계승이아닌분주신호발생장치및방법
JPH0545419A (ja) 半導体試験装置の波形成形回路
KR0118634Y1 (ko) 주파수 체배기
JPS6333376Y2 (fi)
SU1464284A1 (ru) Частотный селектор
JPH0547787B2 (fi)
JPH0454726A (ja) 1/n分周器回路
JPS62177465A (ja) 試験信号発生回路
JPS59137650U (ja) 発振回路の歩度調整装置
JPH0710042B2 (ja) タイミング信号発生装置