JPH0521253B2 - - Google Patents
Info
- Publication number
- JPH0521253B2 JPH0521253B2 JP59135791A JP13579184A JPH0521253B2 JP H0521253 B2 JPH0521253 B2 JP H0521253B2 JP 59135791 A JP59135791 A JP 59135791A JP 13579184 A JP13579184 A JP 13579184A JP H0521253 B2 JPH0521253 B2 JP H0521253B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- storage device
- processor
- delayed
- timing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP59135791A JPS6115258A (ja) | 1984-06-29 | 1984-06-29 | 記憶装置 | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP59135791A JPS6115258A (ja) | 1984-06-29 | 1984-06-29 | 記憶装置 | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS6115258A JPS6115258A (ja) | 1986-01-23 | 
| JPH0521253B2 true JPH0521253B2 (en:Method) | 1993-03-23 | 
Family
ID=15159914
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP59135791A Granted JPS6115258A (ja) | 1984-06-29 | 1984-06-29 | 記憶装置 | 
Country Status (1)
| Country | Link | 
|---|---|
| JP (1) | JPS6115258A (en:Method) | 
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US4884198A (en) * | 1986-12-18 | 1989-11-28 | Sun Microsystems, Inc. | Single cycle processor/cache interface | 
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| JPS5110745A (ja) * | 1974-07-17 | 1976-01-28 | Fujitsu Ltd | Kurotsukuseigyohoshiki | 
| JPS5145939A (ja) * | 1974-10-17 | 1976-04-19 | Hitachi Ltd | Deetashorisochi | 
- 
        1984
        - 1984-06-29 JP JP59135791A patent/JPS6115258A/ja active Granted
 
Also Published As
| Publication number | Publication date | 
|---|---|
| JPS6115258A (ja) | 1986-01-23 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| EP0135879B1 (en) | Interface circuit and method for connecting a memory controller with a synchronous or an asynchronous bus system | |
| US6532525B1 (en) | Method and apparatus for accessing memory | |
| GB2143060A (en) | Data processing system | |
| US6081877A (en) | Method and apparatus for fast data transfer using internal clock of relatively low frequency | |
| JP2002109882A (ja) | 半導体メモリ装置、メモリシステム、及びメモリデータアクセス方法 | |
| US5944807A (en) | Compact ISA-bus interface | |
| JP3800164B2 (ja) | 情報処理装置、情報記憶装置、情報処理方法、及び情報処理プログラム | |
| JPH0521253B2 (en:Method) | ||
| JPS6290742A (ja) | 中央処理装置の性能を向上させる方法および装置 | |
| JP3420114B2 (ja) | データ転送方式 | |
| US6766403B2 (en) | CPU system with high-speed peripheral LSI circuit | |
| JPS6325737B2 (en:Method) | ||
| US20060018185A1 (en) | Memory control apparatus and electronic apparatus | |
| JPH0429104B2 (en:Method) | ||
| JPH0324698B2 (en:Method) | ||
| JPS6146552A (ja) | 情報処理装置 | |
| JPH08180027A (ja) | 調停回路 | |
| JPS6054065A (ja) | 同期制御装置 | |
| JP3179891B2 (ja) | バス制御方式 | |
| JPS60116059A (ja) | バス制御方式 | |
| JP2626112B2 (ja) | マイクロプロセッサ | |
| JPH05120206A (ja) | Dmaコントローラ | |
| JPS6258348A (ja) | メモリコントロ−ル集積回路 | |
| JP2570900B2 (ja) | アクセス制御装置及びアクセス制御方法 | |
| JPS6140660A (ja) | 共用メモリを有するマルチプロセツサシステム |