JPH0518199B2 - - Google Patents
Info
- Publication number
- JPH0518199B2 JPH0518199B2 JP59048702A JP4870284A JPH0518199B2 JP H0518199 B2 JPH0518199 B2 JP H0518199B2 JP 59048702 A JP59048702 A JP 59048702A JP 4870284 A JP4870284 A JP 4870284A JP H0518199 B2 JPH0518199 B2 JP H0518199B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- input
- threshold voltage
- logic gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 9
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59048702A JPS60193194A (ja) | 1984-03-14 | 1984-03-14 | デコ−ダ回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59048702A JPS60193194A (ja) | 1984-03-14 | 1984-03-14 | デコ−ダ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60193194A JPS60193194A (ja) | 1985-10-01 |
JPH0518199B2 true JPH0518199B2 (enrdf_load_stackoverflow) | 1993-03-11 |
Family
ID=12810640
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59048702A Granted JPS60193194A (ja) | 1984-03-14 | 1984-03-14 | デコ−ダ回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60193194A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07284197A (ja) * | 1994-04-08 | 1995-10-27 | Nec Corp | ダイポール放射型低周波水中送波器 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02218096A (ja) * | 1989-02-17 | 1990-08-30 | Sharp Corp | 半導体メモリの行選択回路 |
US7257045B2 (en) * | 2005-11-28 | 2007-08-14 | Advanced Micro Devices, Inc. | Uni-stage delay speculative address decoder |
-
1984
- 1984-03-14 JP JP59048702A patent/JPS60193194A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07284197A (ja) * | 1994-04-08 | 1995-10-27 | Nec Corp | ダイポール放射型低周波水中送波器 |
Also Published As
Publication number | Publication date |
---|---|
JPS60193194A (ja) | 1985-10-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0098060B1 (en) | Clock pulse generating circuit | |
EP0690577A1 (en) | Fast propagation technique in CMOS integrated circuits | |
JPS6363134B2 (enrdf_load_stackoverflow) | ||
JPS62154917A (ja) | デジタル回路 | |
JPH0473891B2 (enrdf_load_stackoverflow) | ||
JPH0750556A (ja) | フリップフロップ型増幅回路 | |
US5828241A (en) | Signal transmission circuit providing amplified output from positive feedback of intermediate amplifier circuit | |
DE19603286A1 (de) | Komplementär-Taktgenerator | |
JPS61267414A (ja) | 対称出力相補バツフア回路 | |
US4472645A (en) | Clock circuit for generating non-overlapping pulses | |
JP3017133B2 (ja) | レベルシフタ回路 | |
JP4562515B2 (ja) | 論理回路及びワードドライバ回路 | |
JPH0567963A (ja) | 論理集積回路 | |
JPH0518199B2 (enrdf_load_stackoverflow) | ||
JPH06208793A (ja) | 半導体メモリ装置のデータ出力回路 | |
US11271549B2 (en) | Semiconductor device for controlling voltage at an input node of a circuit during a low power mode | |
JPS59117315A (ja) | パルス発生回路 | |
JPH09261021A (ja) | 信号遷移検出回路 | |
US6954401B2 (en) | Semiconductor memory device integrating source-coupled-logic (SCL) circuit into an address buffer and a decoder | |
US4805153A (en) | Input buffer circuit of a MOS memory device | |
JPS5842558B2 (ja) | アドレス バッファ回路 | |
JPS62231521A (ja) | 半導体集積回路 | |
JP2644634B2 (ja) | 出力バッファ回路 | |
JPS6129174B2 (enrdf_load_stackoverflow) | ||
JP2687491B2 (ja) | 電子写真感光体の製造方法 |