JPS6129174B2 - - Google Patents

Info

Publication number
JPS6129174B2
JPS6129174B2 JP52052226A JP5222677A JPS6129174B2 JP S6129174 B2 JPS6129174 B2 JP S6129174B2 JP 52052226 A JP52052226 A JP 52052226A JP 5222677 A JP5222677 A JP 5222677A JP S6129174 B2 JPS6129174 B2 JP S6129174B2
Authority
JP
Japan
Prior art keywords
pulse
inverter
circuit
load
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP52052226A
Other languages
English (en)
Japanese (ja)
Other versions
JPS53136927A (en
Inventor
Hiroo Wakaumi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP5222677A priority Critical patent/JPS53136927A/ja
Publication of JPS53136927A publication Critical patent/JPS53136927A/ja
Publication of JPS6129174B2 publication Critical patent/JPS6129174B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/02—Shaping pulses by amplifying
    • H03K5/023—Shaping pulses by amplifying using field effect transistors

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)
  • Logic Circuits (AREA)
JP5222677A 1977-05-06 1977-05-06 Pulse generator circuit Granted JPS53136927A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5222677A JPS53136927A (en) 1977-05-06 1977-05-06 Pulse generator circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5222677A JPS53136927A (en) 1977-05-06 1977-05-06 Pulse generator circuit

Publications (2)

Publication Number Publication Date
JPS53136927A JPS53136927A (en) 1978-11-29
JPS6129174B2 true JPS6129174B2 (enrdf_load_stackoverflow) 1986-07-04

Family

ID=12908820

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5222677A Granted JPS53136927A (en) 1977-05-06 1977-05-06 Pulse generator circuit

Country Status (1)

Country Link
JP (1) JPS53136927A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2446842A (en) * 2007-02-20 2008-08-27 Seiko Epson Corp Organic TFT Inverter Arrangement
JP5476876B2 (ja) 2009-09-11 2014-04-23 株式会社リコー センサ駆動回路、ドライバ装置、画像読取装置、及び画像形成装置
JP6023833B2 (ja) * 2015-03-12 2016-11-09 株式会社半導体エネルギー研究所 半導体装置、表示装置、表示モジュール及び電子機器

Also Published As

Publication number Publication date
JPS53136927A (en) 1978-11-29

Similar Documents

Publication Publication Date Title
US4616143A (en) High voltage bootstrapping buffer circuit
US4813020A (en) Semiconductor device
JP2003528489A (ja) ゲート酸化物保護機能付き高速高電圧レベルシフタ
JPS626369B2 (enrdf_load_stackoverflow)
JPH066195A (ja) 出力ドライバ回路
US4914318A (en) Latch circuit for a programmable logic device using dual n-type transistors
JPS62100021A (ja) バイポ−ラ−ｆｅｔインタ−フエイス回路
JP3017133B2 (ja) レベルシフタ回路
US4468576A (en) Inverter circuit having transistors operable in a shallow saturation region for avoiding fluctuation of electrical characteristics
JPS6129174B2 (enrdf_load_stackoverflow)
JP2000021179A (ja) ブースト回路及びこれを用いた半導体装置
KR100311973B1 (ko) 로직 인터페이스 회로 및 이를 이용한 반도체 메모리 장치
JPH0736507B2 (ja) 半導体論理回路
JP2000091898A (ja) 出力回路
JPH0245381B2 (enrdf_load_stackoverflow)
JP2003347924A (ja) 電圧変換回路および半導体装置
US6172527B1 (en) Output circuit capable of reducing feedthrough current
JPH07262781A (ja) 半導体集積回路
EP0034465A2 (en) Address buffer circuit
JP3505149B2 (ja) ３つの異なった電位を有する出力信号を生成するためのデコーダエレメント
JP2783023B2 (ja) 半導体スタティックメモリ
US5304868A (en) Non-inverting buffer circuit device and semiconductor memory circuit device
JP3533151B2 (ja) 半導体集積回路
JP3227966B2 (ja) ブートストラップ回路
JP2765330B2 (ja) 出力回路