JPH0516118B2 - - Google Patents

Info

Publication number
JPH0516118B2
JPH0516118B2 JP2126712A JP12671290A JPH0516118B2 JP H0516118 B2 JPH0516118 B2 JP H0516118B2 JP 2126712 A JP2126712 A JP 2126712A JP 12671290 A JP12671290 A JP 12671290A JP H0516118 B2 JPH0516118 B2 JP H0516118B2
Authority
JP
Japan
Prior art keywords
data line
line
memory device
semiconductor memory
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2126712A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0316081A (ja
Inventor
Kyoo Ito
Ryoichi Hori
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP2126712A priority Critical patent/JPH0316081A/ja
Publication of JPH0316081A publication Critical patent/JPH0316081A/ja
Publication of JPH0516118B2 publication Critical patent/JPH0516118B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Dram (AREA)
JP2126712A 1990-05-18 1990-05-18 半導体メモリ装置 Granted JPH0316081A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2126712A JPH0316081A (ja) 1990-05-18 1990-05-18 半導体メモリ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2126712A JPH0316081A (ja) 1990-05-18 1990-05-18 半導体メモリ装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP62263785A Division JPS63247990A (ja) 1987-10-21 1987-10-21 半導体装置

Publications (2)

Publication Number Publication Date
JPH0316081A JPH0316081A (ja) 1991-01-24
JPH0516118B2 true JPH0516118B2 (enExample) 1993-03-03

Family

ID=14941994

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2126712A Granted JPH0316081A (ja) 1990-05-18 1990-05-18 半導体メモリ装置

Country Status (1)

Country Link
JP (1) JPH0316081A (enExample)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3942164A (en) * 1975-01-30 1976-03-02 Semi, Inc. Sense line coupling reduction system

Also Published As

Publication number Publication date
JPH0316081A (ja) 1991-01-24

Similar Documents

Publication Publication Date Title
JPH0243279B2 (enExample)
US5629887A (en) Dynamic semiconductor memory device
US6646946B2 (en) Fast accessible semiconductor memory device
KR100574242B1 (ko) 계층형칼럼선택라인구조를갖는공간효율적반도체메모리
US5495440A (en) Semiconductor memory device having hierarchical bit line structure
US6535451B2 (en) Semiconductor memory
JPH02166690A (ja) 半導体記憶装置
JP3281215B2 (ja) ダイナミック型半導体記憶装置
JPH07111083A (ja) 半導体記憶装置
US4739497A (en) Semiconductor memory
US7394718B2 (en) Semiconductor memory device having a global data bus
US4086662A (en) Memory system with read/write control lines
JP3112021B2 (ja) 半導体メモリ
US6574128B1 (en) Mid array isolate circuit layout
US6094390A (en) Semiconductor memory device with column gate and equalizer circuitry
CN102682834B (zh) 包括存储单元阵列的设备以及操作存储器的设备和方法
JP4513074B2 (ja) 半導体メモリ装置
JPH0381235B2 (enExample)
US20180068700A1 (en) Memory architecture with multi-bank memory cell array accessed by local drive circuit within memory bank
JP3345282B2 (ja) 半導体集積回路装置の設計方法
US5497349A (en) Dynamic random access memory device having first and second I/O line groups isolated from each other
EP0136819A2 (en) Semiconductor memory
JPH0516118B2 (enExample)
JPH0561712B2 (enExample)
JPH0799620B2 (ja) 半導体メモリ装置