JPH0511332B2 - - Google Patents

Info

Publication number
JPH0511332B2
JPH0511332B2 JP61147947A JP14794786A JPH0511332B2 JP H0511332 B2 JPH0511332 B2 JP H0511332B2 JP 61147947 A JP61147947 A JP 61147947A JP 14794786 A JP14794786 A JP 14794786A JP H0511332 B2 JPH0511332 B2 JP H0511332B2
Authority
JP
Japan
Prior art keywords
data
memory
cache
read
cache memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61147947A
Other languages
English (en)
Japanese (ja)
Other versions
JPS633352A (ja
Inventor
Toshuki Maekawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
DIGITAL KK
Original Assignee
DIGITAL KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by DIGITAL KK filed Critical DIGITAL KK
Priority to JP61147947A priority Critical patent/JPS633352A/ja
Publication of JPS633352A publication Critical patent/JPS633352A/ja
Publication of JPH0511332B2 publication Critical patent/JPH0511332B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
JP61147947A 1986-06-23 1986-06-23 キャッシュメモリ装置 Granted JPS633352A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61147947A JPS633352A (ja) 1986-06-23 1986-06-23 キャッシュメモリ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61147947A JPS633352A (ja) 1986-06-23 1986-06-23 キャッシュメモリ装置

Publications (2)

Publication Number Publication Date
JPS633352A JPS633352A (ja) 1988-01-08
JPH0511332B2 true JPH0511332B2 (enrdf_load_stackoverflow) 1993-02-15

Family

ID=15441664

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61147947A Granted JPS633352A (ja) 1986-06-23 1986-06-23 キャッシュメモリ装置

Country Status (1)

Country Link
JP (1) JPS633352A (enrdf_load_stackoverflow)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52107735A (en) * 1976-03-08 1977-09-09 Nippon Telegr & Teleph Corp <Ntt> Data transfer system between hierarchy
JPS5619578A (en) * 1979-07-26 1981-02-24 Fujitsu Ltd Information processor
JPS56156979A (en) * 1980-04-30 1981-12-03 Toshiba Corp Information processor
US4473776A (en) * 1982-06-11 1984-09-25 General Electric Company Disconnect means for capacitor ballast incandescent lamp
JPS5955525A (ja) * 1982-09-25 1984-03-30 Toshiba Corp マイクロプロセツサ

Also Published As

Publication number Publication date
JPS633352A (ja) 1988-01-08

Similar Documents

Publication Publication Date Title
US5276849A (en) Apparatus and method for maintaining cache/main memory consistency utilizing a dual port FIFO buffer
EP0179811B1 (en) Interleaved set-associative memory
CN100361095C (zh) 具有内部高速缓存和/或内存访问预测的内存集线器
US5249284A (en) Method and system for maintaining data coherency between main and cache memories
US6223260B1 (en) Multi-bus data processing system in which all data words in high level cache memories have any one of four states and all data words in low level cache memories have any one of three states
US5606662A (en) Auto DRAM parity enable/disable mechanism
JPS63195752A (ja) キヤツシユメモリ−
US6543029B1 (en) Error corrector
US5072450A (en) Method and apparatus for error detection and localization
US4347567A (en) Computer system apparatus for improving access to memory by deferring write operations
US6581137B1 (en) Data storage system
JPS629456A (ja) デ−タ転送装置
JP3995883B2 (ja) マルチタスク・システムのためのメモリ保護システム
JPH0511332B2 (enrdf_load_stackoverflow)
US7302532B2 (en) Central processing unit
US6735655B1 (en) Interrupt request controller
US5960456A (en) Method and apparatus for providing a readable and writable cache tag memory
US5586129A (en) Parity bit memory simulator
JPS60701B2 (ja) デ−タ処理装置
US20020147955A1 (en) Internal storage memory with EDAC protection
JPH0448263B2 (enrdf_load_stackoverflow)
KR970010367B1 (ko) 멀티프로세서 시스템에서 주기억장치의 보드내 인터리빙 장치 및 방법
JP2710475B2 (ja) メモリ制御回路
JPS62212751A (ja) デ−タ処理装置
JPH0449442A (ja) メモリブロック管理ユニット

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term