JPH0479501B2 - - Google Patents

Info

Publication number
JPH0479501B2
JPH0479501B2 JP62206591A JP20659187A JPH0479501B2 JP H0479501 B2 JPH0479501 B2 JP H0479501B2 JP 62206591 A JP62206591 A JP 62206591A JP 20659187 A JP20659187 A JP 20659187A JP H0479501 B2 JPH0479501 B2 JP H0479501B2
Authority
JP
Japan
Prior art keywords
signal
circuit
clock
polarity
zero
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP62206591A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6450653A (en
Inventor
Naomasa Yoshida
Susumu Ootani
Kenji Sunada
Kimihiko Kono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP62206591A priority Critical patent/JPS6450653A/ja
Publication of JPS6450653A publication Critical patent/JPS6450653A/ja
Publication of JPH0479501B2 publication Critical patent/JPH0479501B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
JP62206591A 1987-08-21 1987-08-21 Clock phase error detection circuit Granted JPS6450653A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62206591A JPS6450653A (en) 1987-08-21 1987-08-21 Clock phase error detection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62206591A JPS6450653A (en) 1987-08-21 1987-08-21 Clock phase error detection circuit

Publications (2)

Publication Number Publication Date
JPS6450653A JPS6450653A (en) 1989-02-27
JPH0479501B2 true JPH0479501B2 (enrdf_load_stackoverflow) 1992-12-16

Family

ID=16525940

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62206591A Granted JPS6450653A (en) 1987-08-21 1987-08-21 Clock phase error detection circuit

Country Status (1)

Country Link
JP (1) JPS6450653A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2753485B2 (ja) * 1991-10-14 1998-05-20 日本電信電話株式会社 バーストモード復調装置
WO2000076163A1 (fr) * 1999-06-04 2000-12-14 Mitsubishi Denki Kabushiki Kaisha Comparateur de phase, lecteur chronometrique et demodulateur comprenant le comparateur de phase

Also Published As

Publication number Publication date
JPS6450653A (en) 1989-02-27

Similar Documents

Publication Publication Date Title
EP0305775B1 (en) FSK demodulation circuit
US4715047A (en) Digital differential phase shift keyed demodulator
US4267591A (en) QPSK Suppressed carrier with rotating reference phase
JP3467975B2 (ja) 位相検出回路
US3636454A (en) Digital circuit discriminator for frequency-shift data signals
JPH0479501B2 (enrdf_load_stackoverflow)
JP3364775B2 (ja) クロック位相誤差検出回路
JPH0428185B2 (enrdf_load_stackoverflow)
EP0094956A1 (en) METHOD FOR PHASE SYNCHRONIZING AN OSCILLATOR ON AN INPUT SIGNAL AND DEVICE FOR IMPLEMENTING THE METHOD.
JP3154302B2 (ja) 位相差検出回路
JP3495952B2 (ja) ビット同期回路
JPS6171736A (ja) 微係数判別回路
JPS61113325A (ja) 復調回路
JP3262069B2 (ja) 周波数誤差検出回路
JP2550546B2 (ja) デ−タ検出装置
JP2550755B2 (ja) ビット同期判定回路
JPH0412661B2 (enrdf_load_stackoverflow)
JPH01293738A (ja) 復調回路
JP3183456B2 (ja) クロック再生回路及びこれを用いた受信装置
JPH034158B2 (enrdf_load_stackoverflow)
JPH0234548B2 (enrdf_load_stackoverflow)
JPS6030240A (ja) コヒ−レントｑｐｓｋ伝送装置
JPS63267005A (ja) Ｆｍ信号復調装置
JPH07131762A (ja) サンプリングレート変換回路
JPH05327803A (ja) ４相ｐｓｋ復調装置

Legal Events

Date Code Title Description
S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20071216

Year of fee payment: 15