JPH0476500B2 - - Google Patents
Info
- Publication number
- JPH0476500B2 JPH0476500B2 JP61051437A JP5143786A JPH0476500B2 JP H0476500 B2 JPH0476500 B2 JP H0476500B2 JP 61051437 A JP61051437 A JP 61051437A JP 5143786 A JP5143786 A JP 5143786A JP H0476500 B2 JPH0476500 B2 JP H0476500B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating plate
- plate
- metal plate
- semiconductor device
- main surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61051437A JPS62209834A (ja) | 1986-03-11 | 1986-03-11 | 半導体装置及びその製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61051437A JPS62209834A (ja) | 1986-03-11 | 1986-03-11 | 半導体装置及びその製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62209834A JPS62209834A (ja) | 1987-09-16 |
| JPH0476500B2 true JPH0476500B2 (Direct) | 1992-12-03 |
Family
ID=12886906
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61051437A Granted JPS62209834A (ja) | 1986-03-11 | 1986-03-11 | 半導体装置及びその製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62209834A (Direct) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002110986A (ja) * | 2000-09-28 | 2002-04-12 | Fuji Electric Co Ltd | 半導体装置 |
-
1986
- 1986-03-11 JP JP61051437A patent/JPS62209834A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62209834A (ja) | 1987-09-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5902959A (en) | Lead frame with waffled front and rear surfaces | |
| JP7532933B2 (ja) | 半導体装置及びその製造方法 | |
| JP2929273B2 (ja) | ボールグリッドアレイ半導体パッケージ用ユニットpcbキャリヤフレーム及びこれを用いるボールグリッドアレイ半導体パッケージの製造方法 | |
| US4865193A (en) | Tape carrier for tape automated bonding process and a method of producing the same | |
| US5841183A (en) | Chip resistor having insulating body with a continuous resistance layer and semiconductor device | |
| JPH0444347A (ja) | 半導体装置及びその製造方法 | |
| JP2001237258A (ja) | 半導体装置の製造方法 | |
| USRE37416E1 (en) | Method for manufacturing a modular semiconductor power device | |
| US9653424B2 (en) | Semiconductor package with adhesive material pre-printed on the lead frame and chip, and its manufacturing method | |
| JPH0418694B2 (Direct) | ||
| US8455303B2 (en) | Semiconductor package with adhesive material pre-printed on the lead frame and chip, and its manufacturing method | |
| JP4165169B2 (ja) | フレーク型サーミスタの製造方法 | |
| JPH0476500B2 (Direct) | ||
| EP0723293A1 (en) | Semiconductor device with a heat sink and method of producing the heat sink | |
| JP3691790B2 (ja) | 半導体装置の製造方法及び該方法によって製造された半導体装置 | |
| JP2006286679A (ja) | 半導体装置およびその製造方法 | |
| JPS6050346B2 (ja) | 半導体装置の製造方法 | |
| JPH0344414B2 (Direct) | ||
| JP2003068959A (ja) | 半導体装置 | |
| JPH019158Y2 (Direct) | ||
| JPH04162469A (ja) | リードフレームの製造方法 | |
| KR100575859B1 (ko) | 볼 그리드 어레이 패키지 | |
| JP2527840B2 (ja) | リ―ドフレ―ム | |
| JP2564595B2 (ja) | 半導体装置の製造方法 | |
| JPH0744190B2 (ja) | パワ−ic装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |