JPH0475975U - - Google Patents
Info
- Publication number
- JPH0475975U JPH0475975U JP11874890U JP11874890U JPH0475975U JP H0475975 U JPH0475975 U JP H0475975U JP 11874890 U JP11874890 U JP 11874890U JP 11874890 U JP11874890 U JP 11874890U JP H0475975 U JPH0475975 U JP H0475975U
- Authority
- JP
- Japan
- Prior art keywords
- waveform
- digital data
- tri
- state buffer
- converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000006243 chemical reaction Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Tests Of Electronic Circuits (AREA)
Description
第１図は本考案の波形発生装置の構成ブロツク
図、第２図は本考案の波形発生装置の動作を説明
するタイムチヤート、第３図は波形メモリの構成
の説明図、第４図及び第５図は従来例を示したア
ナログ波形である。
２……モジユールコントローラ、４……デジタ
ルパターン発生部、５……トライステートバツフ
ア、６……ＤＡ変換器、Ｒ０〜Ｒ１５……抵抗。
FIG. 1 is a block diagram of the configuration of the waveform generator of the present invention, FIG. 2 is a time chart explaining the operation of the waveform generator of the present invention, FIG. 3 is an explanatory diagram of the configuration of the waveform memory, and FIGS. FIG. 5 is an analog waveform showing a conventional example. 2...Module controller, 4...Digital pattern generation section, 5...Tri-state buffer, 6...DA converter, R0 to R15...Resistance.
Claims (1)
変換器によりＤＡ変換してアナログ波形を発生す
る波形発生装置において、 前記波形メモリから入力したデジタルデータを
外部信号のオン／オフに基ずいて前記ＤＡ変換器
に出力するトライステートバツフアを設け、 前記トライステートバツフアのオフした時に、
前記デジタルデータを最上位ビツトのみをプルダ
ウンし、他のビツトはプルアツプして出力するよ
うにしたことを特徴とする波形発生器。[Scope of claim for utility model registration] DA of digital data stored in waveform memory
A waveform generator that generates an analog waveform by performing DA conversion using a converter, further comprising: a tri-state buffer that outputs digital data input from the waveform memory to the DA converter based on on/off of an external signal; When the tri-state buffer is turned off,
A waveform generator characterized in that only the most significant bit of the digital data is pulled down and the other bits are pulled up and output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11874890U JPH088465Y2 (en) | 1990-11-13 | 1990-11-13 | Waveform generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11874890U JPH088465Y2 (en) | 1990-11-13 | 1990-11-13 | Waveform generator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0475975U true JPH0475975U (en) | 1992-07-02 |
| JPH088465Y2 JPH088465Y2 (en) | 1996-03-06 |
Family
ID=31866702
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11874890U Expired - Lifetime JPH088465Y2 (en) | 1990-11-13 | 1990-11-13 | Waveform generator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH088465Y2 (en) |
-
1990
- 1990-11-13 JP JP11874890U patent/JPH088465Y2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH088465Y2 (en) | 1996-03-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0475975U (en) | ||
| JPH02134723U (en) | ||
| JPH0419031U (en) | ||
| JPH03107830U (en) | ||
| JPH0447767U (en) | ||
| JPH0213331U (en) | ||
| JPS59106228U (en) | A/D converter output guarantee circuit | |
| JPS6429926U (en) | ||
| JPH025800U (en) | ||
| JPS59159035U (en) | D/A converter | |
| JPS59108938U (en) | data acquisition circuit | |
| JPS6326116U (en) | ||
| JPH0221813U (en) | ||
| JPH02104419U (en) | ||
| JPH0411574U (en) | ||
| JPS59184200U (en) | Synthetic sound generation circuit | |
| JPS647352U (en) | ||
| JPH03129997U (en) | ||
| JPH0342568U (en) | ||
| JPS61201111U (en) | ||
| JPH03124248U (en) | ||
| JPH0255330U (en) | ||
| JPS6230428U (en) | ||
| JPS63122268U (en) | ||
| JPH036311U (en) |