JPS59106228U - A/D converter output guarantee circuit - Google Patents

A/D converter output guarantee circuit

Info

Publication number
JPS59106228U
JPS59106228U JP20212282U JP20212282U JPS59106228U JP S59106228 U JPS59106228 U JP S59106228U JP 20212282 U JP20212282 U JP 20212282U JP 20212282 U JP20212282 U JP 20212282U JP S59106228 U JPS59106228 U JP S59106228U
Authority
JP
Japan
Prior art keywords
converter
circuit
reference voltage
switching
analog signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP20212282U
Other languages
Japanese (ja)
Inventor
貴志 治夫
Original Assignee
株式会社島津製作所
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社島津製作所 filed Critical 株式会社島津製作所
Priority to JP20212282U priority Critical patent/JPS59106228U/en
Publication of JPS59106228U publication Critical patent/JPS59106228U/en
Pending legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの考案の一実施例のブロック図、第2図は同
実施例の動作を説明するためのタイムチャートである。 1・・・A/Dコンバータ、2・・・アナログ信号源、
3・・・切換回路、4・・・基準電圧源、5・・・ディ
ジタルコンパレータ、6川ビツトパタ一ン発生回路、7
・・・パワーオン信号回路、8・・・制御回路。
FIG. 1 is a block diagram of an embodiment of this invention, and FIG. 2 is a time chart for explaining the operation of the embodiment. 1...A/D converter, 2...analog signal source,
3...Switching circuit, 4...Reference voltage source, 5...Digital comparator, 6-way bit pattern generation circuit, 7
...Power-on signal circuit, 8...Control circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] アナログ信号源から入力されるアナログ信号をディジタ
ル信号に変換するA/Dコンバータにおいて、基準電圧
源と、上記A/Dコンバータの入力回路に挿入され、A
/Dコンバータの人力を上記変換すべきアナログ信号源
か上記基準電圧源かに切換える切換回路と、上記A/D
コンバータからのディジタル信号と上記基準電圧に対応
するビットパターンとを比較して一致したときに一致信
号を生じるディジタルコンパレータと、電源投入に応シ
て、動作して上記切換回路を制御し、上記A/Dコンバ
ータの入力を変換すべきアナログ信号源から基準電圧源
に切換え、その後上記ディジタルコンパレータから一致
信号が生じたことに応じて上記切換回路を基準電圧源か
らアナログ信号源に戻すとともに後続の回路に保証信号
を送る制御回路とを備えてなるA/Dコンバータの出力
保証回路。
In an A/D converter that converts an analog signal input from an analog signal source into a digital signal, the A/D converter is inserted into a reference voltage source and the input circuit of the A/D converter, and
a switching circuit for switching the human power of the A/D converter to the analog signal source to be converted or the reference voltage source;
a digital comparator that compares the digital signal from the converter with the bit pattern corresponding to the reference voltage and generates a match signal when they match; and a digital comparator that operates to control the switching circuit when the power is turned on, Switching the input of the /D converter from the analog signal source to be converted to the reference voltage source, and then switching the switching circuit back from the reference voltage source to the analog signal source in response to the occurrence of a match signal from the digital comparator, as well as the subsequent circuit. An output guarantee circuit for an A/D converter, comprising: a control circuit that sends a guarantee signal to an A/D converter;
JP20212282U 1982-12-29 1982-12-29 A/D converter output guarantee circuit Pending JPS59106228U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20212282U JPS59106228U (en) 1982-12-29 1982-12-29 A/D converter output guarantee circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20212282U JPS59106228U (en) 1982-12-29 1982-12-29 A/D converter output guarantee circuit

Publications (1)

Publication Number Publication Date
JPS59106228U true JPS59106228U (en) 1984-07-17

Family

ID=30427600

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20212282U Pending JPS59106228U (en) 1982-12-29 1982-12-29 A/D converter output guarantee circuit

Country Status (1)

Country Link
JP (1) JPS59106228U (en)

Similar Documents

Publication Publication Date Title
JPS59106228U (en) A/D converter output guarantee circuit
JPS6013408U (en) dimension measuring instrument
JPS5996910U (en) Overload detection circuit
JPS60148633U (en) Power supply circuit for electronic equipment
JPS5863617U (en) Ramp function generation circuit
JPS58101232U (en) microcomputer
JPS6092776U (en) glow plug control device
JPS5927632U (en) A/D converter
JPS5976143U (en) phase control circuit
JPS5958862U (en) square root calculator
JPS5840943U (en) Digital to analog converter
JPS5854132U (en) hysteresis circuit
JPS5891173U (en) Peak level detection circuit
JPS6129549U (en) Muting circuit
JPS5815201U (en) Control device
JPS5914449U (en) Synchronous signal input circuit
JPS5882041U (en) Reset signal generation circuit
JPS5950175U (en) remote control unit
JPS58149822U (en) flip-flop circuit
JPS5830999U (en) sample and hold circuit
JPS5984605U (en) Acceleration/deceleration signal
JPS60100832U (en) Computer automatic start circuit
JPS6057227U (en) Power-on reset circuit
JPS58194516U (en) Muting circuit
JPS5823432U (en) noise suppression circuit