JPH0473298B2 - - Google Patents

Info

Publication number
JPH0473298B2
JPH0473298B2 JP57233789A JP23378982A JPH0473298B2 JP H0473298 B2 JPH0473298 B2 JP H0473298B2 JP 57233789 A JP57233789 A JP 57233789A JP 23378982 A JP23378982 A JP 23378982A JP H0473298 B2 JPH0473298 B2 JP H0473298B2
Authority
JP
Japan
Prior art keywords
board
substrate
semiconductor device
base
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57233789A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59124744A (ja
Inventor
Hidehiko Akasaki
Takehisa Tsujimura
Kyoshi Myasaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23378982A priority Critical patent/JPS59124744A/ja
Publication of JPS59124744A publication Critical patent/JPS59124744A/ja
Publication of JPH0473298B2 publication Critical patent/JPH0473298B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/181—Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP23378982A 1982-12-29 1982-12-29 半導体装置 Granted JPS59124744A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23378982A JPS59124744A (ja) 1982-12-29 1982-12-29 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23378982A JPS59124744A (ja) 1982-12-29 1982-12-29 半導体装置

Publications (2)

Publication Number Publication Date
JPS59124744A JPS59124744A (ja) 1984-07-18
JPH0473298B2 true JPH0473298B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-11-20

Family

ID=16960588

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23378982A Granted JPS59124744A (ja) 1982-12-29 1982-12-29 半導体装置

Country Status (1)

Country Link
JP (1) JPS59124744A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63141352A (ja) * 1986-12-03 1988-06-13 Nec Corp 面実装集積回路モジユ−ル
JP2001110984A (ja) * 1999-10-13 2001-04-20 Hitachi Ltd 半導体モジュールおよびそれを用いた電気装置
JP2003110049A (ja) * 2001-09-28 2003-04-11 Fujitsu Ten Ltd 高周波ｉｃパッケージ、高周波ｉｃパッケージを使用する高周波ユニット及び、その製造方法
US8304854B2 (en) 2008-11-13 2012-11-06 Samsung Electro-Mechanics Co., Ltd. Semiconductor integrated circuit chip, multilayer chip capacitor and semiconductor integrated circuit chip package

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5719738U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1980-07-08 1982-02-01

Also Published As

Publication number Publication date
JPS59124744A (ja) 1984-07-18

Similar Documents

Publication Publication Date Title
US5247423A (en) Stacking three dimensional leadless multi-chip module and method for making the same
US6313998B1 (en) Circuit board assembly having a three dimensional array of integrated circuit packages
JPH0234184B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0357257A (ja) 高密度半導体メモリモジユール及びその形成方法
JP3016910B2 (ja) 半導体モジュール構造
JPS63501254A (ja) はんだ保持リ−ドを有する表面実装可能な集積回路パッケ−ジ
JPH01261849A (ja) 半導体装置の製造方法
JPH09289052A (ja) モジュールの実装構造
EP0221496A2 (en) Integrated circuit package
JPH0473298B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH06177501A (ja) メモリモジュール
JPH0129802Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR970007848B1 (ko) 적층형 반도체 패키지 및 그 제조방법
JPH05259372A (ja) ハイブリッドｉｃ
JPS60171754A (ja) 回路素子付半導体チツプキヤリア
JPS61285739A (ja) 高密度実装形セラミツクｉｃパツケ−ジ
JPS60254646A (ja) 半導体装置
JPS5996759A (ja) 半導体装置
US6256189B1 (en) Heat slug design which facilitates mounting of discrete components on a package without losing lands or pins in the package
US20020190367A1 (en) Slice interconnect structure
KR100720410B1 (ko) 수동소자가 패턴된 반도체 패키지용 섭스트레이트
JPS63147354A (ja) 半導体集積回路用パツケ−ジ
JPH042478Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6233342Y2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0685164A (ja) ハイブリッドｉｃ基板の実装構造