JPH0473170B2 - - Google Patents
Info
- Publication number
- JPH0473170B2 JPH0473170B2 JP62064523A JP6452387A JPH0473170B2 JP H0473170 B2 JPH0473170 B2 JP H0473170B2 JP 62064523 A JP62064523 A JP 62064523A JP 6452387 A JP6452387 A JP 6452387A JP H0473170 B2 JPH0473170 B2 JP H0473170B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- sense line
- signal
- data bus
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Microcomputers (AREA)
- Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62064523A JPS63229511A (ja) | 1987-03-19 | 1987-03-19 | 半導体集積回路 |
| US07/171,469 US4872161A (en) | 1987-03-19 | 1988-03-21 | Bus circuit for eliminating undesired voltage amplitude |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62064523A JPS63229511A (ja) | 1987-03-19 | 1987-03-19 | 半導体集積回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63229511A JPS63229511A (ja) | 1988-09-26 |
| JPH0473170B2 true JPH0473170B2 (enExample) | 1992-11-20 |
Family
ID=13260661
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62064523A Granted JPS63229511A (ja) | 1987-03-19 | 1987-03-19 | 半導体集積回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63229511A (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2901188B2 (ja) * | 1988-12-28 | 1999-06-07 | 株式会社東芝 | 半導体集積回路 |
| KR100365561B1 (ko) * | 1998-06-29 | 2003-02-19 | 주식회사 하이닉스반도체 | 포스트차지 로직을 갖춘 데이터 전달장치 |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5818627A (ja) * | 1981-07-27 | 1983-02-03 | Ricoh Co Ltd | ジアゾ複写方法およびその装置 |
| JPS6264524A (ja) * | 1986-07-15 | 1987-03-23 | Suupaabatsugu Kk | インフレ−シヨンフイルム成形機 |
-
1987
- 1987-03-19 JP JP62064523A patent/JPS63229511A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS63229511A (ja) | 1988-09-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4110842A (en) | Random access memory with memory status for improved access and cycle times | |
| JPS6129069B2 (enExample) | ||
| US4757215A (en) | Data transmission circuit having decreased parasitic capacitance | |
| JPH0612632B2 (ja) | メモリ回路 | |
| JPH0422318B2 (enExample) | ||
| JPS6227477B2 (enExample) | ||
| JPH0760600B2 (ja) | 同期型記憶装置 | |
| JPS6120078B2 (enExample) | ||
| US4670666A (en) | MOS transistor circuit for shared precharging of bus lines | |
| US8824233B2 (en) | Systems, circuits, and methods for charge sharing | |
| KR100328322B1 (ko) | 버스 구동 회로 및 이 버스 구동 회로를 갖는 메모리 장치 | |
| JPH0473170B2 (enExample) | ||
| JPS6383991A (ja) | スタテイツク型メモリ | |
| US4939392A (en) | Output circuit for driving a memory device output lead including a three-state inverting buffer and a transfer gate coupled between the buffer input lead and the buffer output lead | |
| JP4386523B2 (ja) | ダイナミック論理回路 | |
| JPS63229692A (ja) | 半導体集積回路 | |
| JPS63229512A (ja) | 半導体集積回路 | |
| JPH09274796A (ja) | 半導体装置および半導体システム | |
| US4872161A (en) | Bus circuit for eliminating undesired voltage amplitude | |
| US8050120B2 (en) | Sensing delay circuit and semiconductor memory device using the same | |
| JPH07221605A (ja) | ラッチ回路並びにそれを用いたレジスタ回路およびパイプライン処理回路 | |
| JP2995219B2 (ja) | 動的等速呼出記憶装置 | |
| US6262615B1 (en) | Dynamic logic circuit | |
| JP3088595B2 (ja) | 半導体メモリ | |
| JPH0449194B2 (enExample) |