JPH0472269B2 - - Google Patents

Info

Publication number
JPH0472269B2
JPH0472269B2 JP58137528A JP13752883A JPH0472269B2 JP H0472269 B2 JPH0472269 B2 JP H0472269B2 JP 58137528 A JP58137528 A JP 58137528A JP 13752883 A JP13752883 A JP 13752883A JP H0472269 B2 JPH0472269 B2 JP H0472269B2
Authority
JP
Japan
Prior art keywords
input
output
value
logic
registered
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58137528A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6029865A (ja
Inventor
Nobuhiko Onizuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58137528A priority Critical patent/JPS6029865A/ja
Publication of JPS6029865A publication Critical patent/JPS6029865A/ja
Publication of JPH0472269B2 publication Critical patent/JPH0472269B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
JP58137528A 1983-07-29 1983-07-29 論理シミュレーション装置 Granted JPS6029865A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58137528A JPS6029865A (ja) 1983-07-29 1983-07-29 論理シミュレーション装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58137528A JPS6029865A (ja) 1983-07-29 1983-07-29 論理シミュレーション装置

Publications (2)

Publication Number Publication Date
JPS6029865A JPS6029865A (ja) 1985-02-15
JPH0472269B2 true JPH0472269B2 (enrdf_load_stackoverflow) 1992-11-17

Family

ID=15200779

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58137528A Granted JPS6029865A (ja) 1983-07-29 1983-07-29 論理シミュレーション装置

Country Status (1)

Country Link
JP (1) JPS6029865A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04359376A (ja) * 1991-06-05 1992-12-11 Mitsubishi Electric Corp 論理検証方法
US5239481A (en) * 1991-08-30 1993-08-24 International Business Machines Corporation Method for measuring pulse distortion

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5578339A (en) * 1978-12-09 1980-06-12 Casio Comput Co Ltd Multiplication system
JPS5624645A (en) * 1979-08-08 1981-03-09 Hitachi Ltd Decimal multiplication system

Also Published As

Publication number Publication date
JPS6029865A (ja) 1985-02-15

Similar Documents

Publication Publication Date Title
US4787061A (en) Dual delay mode pipelined logic simulator
US4787062A (en) Glitch detection by forcing the output of a simulated logic device to an undefined state
JPH0122652B2 (enrdf_load_stackoverflow)
JP3168839B2 (ja) 論理エミュレーションシステム及び等価回路生成方法
JPH0472269B2 (enrdf_load_stackoverflow)
JPS6141017B2 (enrdf_load_stackoverflow)
JPS593652A (ja) ハ−ド論理シミユレ−タ装置
JP2797128B2 (ja) 論理シミュレータ
JP3032874B2 (ja) 等価回路作成方法および論理シミュレーション方法
JPH0345580B2 (enrdf_load_stackoverflow)
JP2797127B2 (ja) 論理シミュレータ
JPS6331809B2 (enrdf_load_stackoverflow)
JP3004670B2 (ja) 論理シミュレータ
JPS6349853A (ja) 論理シミユレ−シヨン処理方式
JP2832738B2 (ja) 論理シミュレータ
JPH02222044A (ja) データ処理装置
JPH0443310B2 (enrdf_load_stackoverflow)
JP3004668B2 (ja) 論理シミュレータ
JPS6168636A (ja) デ−タ処理装置
JPH01236352A (ja) 論理シミュレーション結果出力方式
JPS6244843A (ja) シミユレ−タ
JPH0519797B2 (enrdf_load_stackoverflow)
JPH05197778A (ja) 論理シミュレーション方式
JPH03253972A (ja) シミュレーションエンジン
JPH01255050A (ja) 論理シミュレータ