JPH0467662B2 - - Google Patents

Info

Publication number
JPH0467662B2
JPH0467662B2 JP60230816A JP23081685A JPH0467662B2 JP H0467662 B2 JPH0467662 B2 JP H0467662B2 JP 60230816 A JP60230816 A JP 60230816A JP 23081685 A JP23081685 A JP 23081685A JP H0467662 B2 JPH0467662 B2 JP H0467662B2
Authority
JP
Japan
Prior art keywords
memory
chip
terminal
block
cache memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60230816A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6290740A (ja
Inventor
Toshikatsu Mori
Naoya Oono
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60230816A priority Critical patent/JPS6290740A/ja
Publication of JPS6290740A publication Critical patent/JPS6290740A/ja
Publication of JPH0467662B2 publication Critical patent/JPH0467662B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Static Random-Access Memory (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP60230816A 1985-10-16 1985-10-16 ワンチツプキヤツシユメモリ Granted JPS6290740A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60230816A JPS6290740A (ja) 1985-10-16 1985-10-16 ワンチツプキヤツシユメモリ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60230816A JPS6290740A (ja) 1985-10-16 1985-10-16 ワンチツプキヤツシユメモリ

Publications (2)

Publication Number Publication Date
JPS6290740A JPS6290740A (ja) 1987-04-25
JPH0467662B2 true JPH0467662B2 (https=) 1992-10-29

Family

ID=16913722

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60230816A Granted JPS6290740A (ja) 1985-10-16 1985-10-16 ワンチツプキヤツシユメモリ

Country Status (1)

Country Link
JP (1) JPS6290740A (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0675255B2 (ja) * 1986-08-01 1994-09-21 富士通株式会社 半導体記憶装置

Also Published As

Publication number Publication date
JPS6290740A (ja) 1987-04-25

Similar Documents

Publication Publication Date Title
US8209499B2 (en) Method of read-set and write-set management by distinguishing between shared and non-shared memory regions
JP4447580B2 (ja) 分散共有メモリマルチプロセッサシステムのための分割疎ディレクトリ
JP2000010860A (ja) キャッシュメモリ制御回路及びプロセッサ及びプロセッサシステム及び並列プロセッサシステム
JPH0576060B2 (https=)
US7260674B2 (en) Programmable parallel lookup memory
WO2017113211A1 (zh) 访问请求处理方法、装置及计算机系统
US12423024B2 (en) Method and device for accessing memory
US6813694B2 (en) Local invalidation buses for a highly scalable shared cache memory hierarchy
US20250307189A1 (en) Method and apparatus for cache tiering
JPS5832427B2 (ja) 多重情報処理システム
JPS6255743A (ja) キヤツシユメモリおよびこれを用いたキヤツシユメモリシステム
US6826655B2 (en) Apparatus for imprecisely tracking cache line inclusivity of a higher level cache
JPH0467662B2 (https=)
JPS6261135A (ja) キヤツシユメモリ
JPH07234819A (ja) キャッシュメモリ
US20250139006A1 (en) Systems, methods, and apparatus for a cache directory for a multi-level cache hierarchy
US20230418758A1 (en) Tag processing for external caches
JPH0685155B2 (ja) ワンチップキャッシュメモリ
JP2976980B2 (ja) キャッシュ制御方式
JPS63282544A (ja) ワンチツプキヤツシユメモリ
JPH0266653A (ja) ワンチップキャッシュメモリ
CN120973699A (zh) 一种处理装置、存储管理方法及相关设备
JP2696899B2 (ja) マルチプロセッサシステム
JPS6319857Y2 (https=)
JPS63282545A (ja) ワンチツプキヤツシユメモリ

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees