JPH046105B2 - - Google Patents
Info
- Publication number
- JPH046105B2 JPH046105B2 JP57049121A JP4912182A JPH046105B2 JP H046105 B2 JPH046105 B2 JP H046105B2 JP 57049121 A JP57049121 A JP 57049121A JP 4912182 A JP4912182 A JP 4912182A JP H046105 B2 JPH046105 B2 JP H046105B2
- Authority
- JP
- Japan
- Prior art keywords
- elements
- chip
- wiring board
- integrated circuit
- ceramic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H10P74/00—
-
- H10W72/5449—
-
- H10W90/754—
Landscapes
- Semiconductor Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57049121A JPS58166755A (ja) | 1982-03-29 | 1982-03-29 | 回路アセンブリ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57049121A JPS58166755A (ja) | 1982-03-29 | 1982-03-29 | 回路アセンブリ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58166755A JPS58166755A (ja) | 1983-10-01 |
| JPH046105B2 true JPH046105B2 (esLanguage) | 1992-02-04 |
Family
ID=12822227
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57049121A Granted JPS58166755A (ja) | 1982-03-29 | 1982-03-29 | 回路アセンブリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58166755A (esLanguage) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2526515B2 (ja) * | 1993-11-26 | 1996-08-21 | 日本電気株式会社 | 半導体装置 |
| US5642262A (en) * | 1995-02-23 | 1997-06-24 | Altera Corporation | High-density programmable logic device in a multi-chip module package with improved interconnect scheme |
| JP4707446B2 (ja) * | 2005-04-26 | 2011-06-22 | 富士通セミコンダクター株式会社 | 半導体装置 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5619411Y2 (esLanguage) * | 1976-04-01 | 1981-05-08 | ||
| JPH027472Y2 (esLanguage) * | 1980-10-20 | 1990-02-22 | ||
| JPS5780836U (esLanguage) * | 1980-10-31 | 1982-05-19 | ||
| JPS5780837U (esLanguage) * | 1980-10-31 | 1982-05-19 | ||
| JPS5787544U (esLanguage) * | 1980-11-17 | 1982-05-29 | ||
| JPS5797961U (esLanguage) * | 1980-12-08 | 1982-06-16 |
-
1982
- 1982-03-29 JP JP57049121A patent/JPS58166755A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58166755A (ja) | 1983-10-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5800958A (en) | Electrically enhanced power quad flat pack arrangement | |
| US6316727B1 (en) | Multi-chip semiconductor package | |
| KR100632459B1 (ko) | 열방출형 반도체 패키지 및 그 제조방법 | |
| US20010045644A1 (en) | Semiconductor package having heat sink at the outer surface | |
| US20050051877A1 (en) | Semiconductor package having high quantity of I/O connections and method for fabricating the same | |
| JP2878564B2 (ja) | 半導体パッケージ | |
| EP0694968A2 (en) | Multi-chip module semiconductor device | |
| JPH046105B2 (esLanguage) | ||
| KR100220249B1 (ko) | 열방출 능력이 향상된 박막 볼 그리드 어레이 패키지 | |
| JP2861686B2 (ja) | マルチチップモジュール | |
| JPH03174749A (ja) | 半導体装置 | |
| JP2005209899A (ja) | 中継部材、及び中継部材を用いたマルチチップパッケージ | |
| KR100235108B1 (ko) | 반도체 패키지 | |
| JP2814006B2 (ja) | 電子部品搭載用基板 | |
| JPH04219966A (ja) | 半導体素子 | |
| KR0163864B1 (ko) | 적층형 반도체 패키지의 열방출 구조 | |
| JPH06244313A (ja) | 半導体パッケージ及び実装方法 | |
| JPH053284A (ja) | 樹脂封止型半導体装置 | |
| KR100390897B1 (ko) | 칩 크기 패키지의 제조방법 | |
| EP1139421A2 (en) | Insulated power multichip package | |
| KR100187714B1 (ko) | 십자형 타이바를 갖는 고방열 패키지용 리드프레임 및 그를 이용한 반도체 칩 패키지 | |
| JPH04241444A (ja) | 半導体装置 | |
| KR100216843B1 (ko) | 리드프레임의 구조 및 이를 이용한 반도체 패키지 | |
| KR100370480B1 (ko) | 반도체 패키지용 리드 프레임 | |
| JPS61112338A (ja) | 半導体装置 |