JPH046029B2 - - Google Patents
Info
- Publication number
- JPH046029B2 JPH046029B2 JP57111341A JP11134182A JPH046029B2 JP H046029 B2 JPH046029 B2 JP H046029B2 JP 57111341 A JP57111341 A JP 57111341A JP 11134182 A JP11134182 A JP 11134182A JP H046029 B2 JPH046029 B2 JP H046029B2
- Authority
- JP
- Japan
- Prior art keywords
- bus
- data
- circuit
- signal line
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Computer And Data Communications (AREA)
- Communication Control (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57111341A JPS592134A (ja) | 1982-06-28 | 1982-06-28 | 通信制御装置のバスインタフエ−ス回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57111341A JPS592134A (ja) | 1982-06-28 | 1982-06-28 | 通信制御装置のバスインタフエ−ス回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS592134A JPS592134A (ja) | 1984-01-07 |
JPH046029B2 true JPH046029B2 (de) | 1992-02-04 |
Family
ID=14558732
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57111341A Granted JPS592134A (ja) | 1982-06-28 | 1982-06-28 | 通信制御装置のバスインタフエ−ス回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS592134A (de) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8854593B2 (en) | 1997-05-22 | 2014-10-07 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5717048A (en) * | 1980-07-07 | 1982-01-28 | Nippon Telegr & Teleph Corp <Ntt> | Time-division information output system of data transfer circuit |
-
1982
- 1982-06-28 JP JP57111341A patent/JPS592134A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5717048A (en) * | 1980-07-07 | 1982-01-28 | Nippon Telegr & Teleph Corp <Ntt> | Time-division information output system of data transfer circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8854593B2 (en) | 1997-05-22 | 2014-10-07 | Semiconductor Energy Laboratory Co., Ltd. | Electro-optical device |
Also Published As
Publication number | Publication date |
---|---|
JPS592134A (ja) | 1984-01-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0066605B1 (de) | Chip-topographie für eine datenübertragungssteuerung in integrierter schaltungstechnik | |
US4443864A (en) | Memory system for microprocessor with multiplexed address/data bus | |
US4610004A (en) | Expandable four-port register file | |
JPH0114614B2 (de) | ||
US4667310A (en) | Large scale circuit device containing simultaneously accessible memory cells | |
EP0362050B1 (de) | Speicherkarte | |
JP2549601B2 (ja) | レジスタ制御回路 | |
JPH046029B2 (de) | ||
JPH0365745A (ja) | Icカード | |
JPH0652640B2 (ja) | メモリを内蔵した半導体集積回路 | |
JPS6211382B2 (de) | ||
JP2975638B2 (ja) | 半導体集積回路 | |
JPS5842544B2 (ja) | メモリ−カ−ドのブロック選択装置 | |
JPH01195555A (ja) | マイクロコンピュータ | |
JPH024020B2 (de) | ||
JP2680013B2 (ja) | プログラマブルコントローラの外部入出力制御回路 | |
JPH0632222B2 (ja) | ラツチ回路 | |
JPH0430058B2 (de) | ||
JPH04170661A (ja) | マイクロプロセッサシステム | |
JPS6072318A (ja) | 論理lsi | |
JPS6136854A (ja) | メモリ切換装置 | |
JPS5824813B2 (ja) | デ−タ処理装置 | |
JPH0561708A (ja) | 半導体集積装置 | |
JPH0325793A (ja) | 半導体記憶装置 | |
JPH0553923A (ja) | 主記憶装置制御回路 |