JPH046029B2 - - Google Patents

Info

Publication number
JPH046029B2
JPH046029B2 JP57111341A JP11134182A JPH046029B2 JP H046029 B2 JPH046029 B2 JP H046029B2 JP 57111341 A JP57111341 A JP 57111341A JP 11134182 A JP11134182 A JP 11134182A JP H046029 B2 JPH046029 B2 JP H046029B2
Authority
JP
Japan
Prior art keywords
bus
data
circuit
signal line
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57111341A
Other languages
English (en)
Japanese (ja)
Other versions
JPS592134A (ja
Inventor
Yoshiharu Tobe
Zenichi Yashiro
Shigeru Ooyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP57111341A priority Critical patent/JPS592134A/ja
Publication of JPS592134A publication Critical patent/JPS592134A/ja
Publication of JPH046029B2 publication Critical patent/JPH046029B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Bus Control (AREA)
  • Computer And Data Communications (AREA)
JP57111341A 1982-06-28 1982-06-28 通信制御装置のバスインタフエ−ス回路 Granted JPS592134A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57111341A JPS592134A (ja) 1982-06-28 1982-06-28 通信制御装置のバスインタフエ−ス回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57111341A JPS592134A (ja) 1982-06-28 1982-06-28 通信制御装置のバスインタフエ−ス回路

Publications (2)

Publication Number Publication Date
JPS592134A JPS592134A (ja) 1984-01-07
JPH046029B2 true JPH046029B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-02-04

Family

ID=14558732

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57111341A Granted JPS592134A (ja) 1982-06-28 1982-06-28 通信制御装置のバスインタフエ−ス回路

Country Status (1)

Country Link
JP (1) JPS592134A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5717048A (en) * 1980-07-07 1982-01-28 Nippon Telegr & Teleph Corp <Ntt> Time-division information output system of data transfer circuit

Also Published As

Publication number Publication date
JPS592134A (ja) 1984-01-07

Similar Documents

Publication Publication Date Title
EP0066605B1 (en) Chip topography for integrated circuit communication controller
US4443864A (en) Memory system for microprocessor with multiplexed address/data bus
US4610004A (en) Expandable four-port register file
JPH0114614B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
US4667310A (en) Large scale circuit device containing simultaneously accessible memory cells
EP0362050B1 (en) Memory card
JP2549601B2 (ja) レジスタ制御回路
JPH046029B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0365745A (ja) Ｉｃカード
JPS6211382B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0652640B2 (ja) メモリを内蔵した半導体集積回路
JP2975638B2 (ja) 半導体集積回路
JPS5842544B2 (ja) メモリ−カ−ドのブロック選択装置
JPS6143362A (ja) 集積回路装置
JPH01195555A (ja) マイクロコンピュータ
JPH024020B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0632222B2 (ja) ラツチ回路
JP2680013B2 (ja) プログラマブルコントローラの外部入出力制御回路
JPH0430058B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH04170661A (ja) マイクロプロセッサシステム
JPS5824813B2 (ja) デ−タ処理装置
JPH0561708A (ja) 半導体集積装置
JPS61231640A (ja) メモリ制御装置
JPS6072318A (ja) 論理ｌｓｉ
JPH0553923A (ja) 主記憶装置制御回路