JPH0457906U - - Google Patents
Info
- Publication number
- JPH0457906U JPH0457906U JP10083590U JP10083590U JPH0457906U JP H0457906 U JPH0457906 U JP H0457906U JP 10083590 U JP10083590 U JP 10083590U JP 10083590 U JP10083590 U JP 10083590U JP H0457906 U JPH0457906 U JP H0457906U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- output
- storage means
- input
- input terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 6
- 238000004422 calculation algorithm Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 1
Landscapes
- Variable-Direction Aerials And Aerial Arrays (AREA)
Description
第１図はこの考案の１実施例を示すデイジタル
ビーム形成装置を示す構成図、第２図は直線配列
のアンテナアレイ配列に対する演算アルゴリズム
を示す図、第３図は直線配列のアンテナアレイ配
列時のメモリの内容を示す図、第４図は２列配列
のアンテナアレイ配列に対する演算アルゴリズム
を示す図、第５図はフエーズコンバインの演算ア
ルゴリズムを示す図、第６図は２列配列のアンテ
ナアレイ配列時のメモリ内容を示す図、第７図は
素子特性計測時のメモリの内容を示す図、第８図
は従来のデイジタルビーム形成装置を示す構成図
、第９図はバタフライ演算器の構成図である。
図において１はアンテナ素子、２は受信機、３
はＡ／Ｄ変換器、４はバタフライ演算器、５は関
数発生器、６はメモリである。なお、図中同一符
号は同一または相当部分を示す。
Fig. 1 is a block diagram showing a digital beam forming device showing one embodiment of this invention, Fig. 2 is a diagram showing an arithmetic algorithm for a linear antenna array arrangement, and Fig. 3 is a diagram showing a calculation algorithm for a linear antenna array arrangement. Figure 4 shows the calculation algorithm for the two-row antenna array arrangement; Figure 5 shows the calculation algorithm for the phase combine; Figure 6 shows the two-row antenna array arrangement. Figure 7 is a diagram showing the memory contents when measuring element characteristics, Figure 8 is a configuration diagram showing a conventional digital beam forming device, and Figure 9 is a configuration diagram of a butterfly computing unit. be. In the figure, 1 is the antenna element, 2 is the receiver, and 3
is an A/D converter, 4 is a butterfly calculator, 5 is a function generator, and 6 is a memory. Note that the same reference numerals in the figures indicate the same or corresponding parts.
Claims (1)
ンテナ素子に接続された受信機と、上記各受信機
に接続されたＡ／Ｄ変換器と、動作モード信号を
入力して入力値に対応した関数を発生する関数発
生器と、上記関数発生器の出力信号を記憶する記
憶手段と、第１及び第２の入力端に信号を入力し
上記第２の入力端の信号に上記記憶手段の出力信
号を乗算し上記第１の入力端の信号との加算を行
ない第１の出力端に出力し、上記第２の入力端の
信号に上記記憶手段の出力信号を乗算し上記第１
の入力端の信号からこの乗算信号を減算し第２の
出力端に出力するバタフライ演算器とから構成さ
れたことを特徴とするデイジタルビーム形成装置
。 An array antenna, a receiver connected to each antenna element of the array antenna, and an A/D converter connected to each receiver, inputting an operation mode signal and generating a function corresponding to the input value. a function generator, a storage means for storing an output signal of the function generator, inputting signals to first and second input terminals, and multiplying the signal at the second input terminal by the output signal of the storage means; The signal at the first input terminal is added to the first output terminal, and the signal at the second input terminal is multiplied by the output signal from the storage means.
A digital beam forming device comprising: a butterfly calculator that subtracts this multiplied signal from a signal at an input end and outputs the result to a second output end.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10083590U JPH0457906U (en) | 1990-09-26 | 1990-09-26 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10083590U JPH0457906U (en) | 1990-09-26 | 1990-09-26 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0457906U true JPH0457906U (en) | 1992-05-19 |
Family
ID=31843785
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10083590U Pending JPH0457906U (en) | 1990-09-26 | 1990-09-26 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0457906U (en) |
-
1990
- 1990-09-26 JP JP10083590U patent/JPH0457906U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0457906U (en) | ||
| JPH0421977U (en) | ||
| JPH0299368U (en) | ||
| JPS61171330U (en) | ||
| JPH02107076U (en) | ||
| JPH03100942U (en) | ||
| SU715487A1 (en) | Device for comparing non-equal nominal resistances | |
| JPH039027U (en) | ||
| JPH01168900U (en) | ||
| JPH026267U (en) | ||
| JPS63200782U (en) | ||
| JPH0415071U (en) | ||
| JPS6339687U (en) | ||
| JPS642185U (en) | ||
| JPH0295440U (en) | ||
| JPH02150587U (en) | ||
| JPH01105811U (en) | ||
| JPH0316740U (en) | ||
| JPS62169845U (en) | ||
| JPS62177130U (en) | ||
| JPS61128745U (en) | ||
| JPH0398535U (en) | ||
| JPS60114984U (en) | signal detection device | |
| JPH0370386U (en) | ||
| JPS60127535U (en) | temperature measuring device |