JPH0451489Y2 - - Google Patents

Info

Publication number
JPH0451489Y2
JPH0451489Y2 JP1987049712U JP4971287U JPH0451489Y2 JP H0451489 Y2 JPH0451489 Y2 JP H0451489Y2 JP 1987049712 U JP1987049712 U JP 1987049712U JP 4971287 U JP4971287 U JP 4971287U JP H0451489 Y2 JPH0451489 Y2 JP H0451489Y2
Authority
JP
Japan
Prior art keywords
leads
support plate
external
external lead
unconnected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1987049712U
Other languages
English (en)
Japanese (ja)
Other versions
JPS63155650U (enExample
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1987049712U priority Critical patent/JPH0451489Y2/ja
Publication of JPS63155650U publication Critical patent/JPS63155650U/ja
Application granted granted Critical
Publication of JPH0451489Y2 publication Critical patent/JPH0451489Y2/ja
Expired legal-status Critical Current

Links

Classifications

    • H10W72/5363—
    • H10W90/756—

Landscapes

  • Lead Frames For Integrated Circuits (AREA)
JP1987049712U 1987-03-31 1987-03-31 Expired JPH0451489Y2 (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987049712U JPH0451489Y2 (enExample) 1987-03-31 1987-03-31

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987049712U JPH0451489Y2 (enExample) 1987-03-31 1987-03-31

Publications (2)

Publication Number Publication Date
JPS63155650U JPS63155650U (enExample) 1988-10-12
JPH0451489Y2 true JPH0451489Y2 (enExample) 1992-12-03

Family

ID=30872419

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987049712U Expired JPH0451489Y2 (enExample) 1987-03-31 1987-03-31

Country Status (1)

Country Link
JP (1) JPH0451489Y2 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2515406B2 (ja) * 1989-09-05 1996-07-10 株式会社東芝 樹脂封止型半導体装置
JP4651652B2 (ja) * 2001-05-18 2011-03-16 三洋電機株式会社 電源回路装置
JP2010016289A (ja) * 2008-07-07 2010-01-21 Mitsubishi Electric Corp 半導体パッケージおよび半導体装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57155757A (en) * 1981-03-23 1982-09-25 Hitachi Ltd Semiconductor device
JPS59115653U (ja) * 1983-01-25 1984-08-04 サンケン電気株式会社 絶縁物封止半導体装置

Also Published As

Publication number Publication date
JPS63155650U (enExample) 1988-10-12

Similar Documents

Publication Publication Date Title
JP2671922B2 (ja) 半導体パッケージ
US5365409A (en) Integrated circuit package design having an intermediate die-attach substrate bonded to a leadframe
US5386141A (en) Leadframe having one or more power/ground planes without vias
KR100430772B1 (ko) 반도체장치
US6002165A (en) Multilayered lead frame for semiconductor packages
US6569764B1 (en) Method of manufacturing a semiconductor package by attaching a lead frame to a semiconductor chip via projecting electrodes and an insulating sheet of resin material
EP0774782A2 (en) Semiconductor power module
JP2009059923A (ja) 半導体装置
US5708304A (en) Semiconductor device
JPH05109972A (ja) リードフレーム及び集積回路チツプのパツケージ・アセンブリ
JP7567191B2 (ja) 半導体モジュール
EP0378209B1 (en) Hybrid resin-sealed semiconductor device
JPH064595Y2 (ja) ハイブリッドｉｃ
US7274092B2 (en) Semiconductor component and method of assembling the same
JPH0451489Y2 (enExample)
JP3877402B2 (ja) 半導体装置の製造方法
JPWO2002095824A1 (ja) 電源回路装置
JP2691799B2 (ja) リードフレームに接合された介在ダイ取付基板を有する集積回路パッケージ設計
JPH0645504A (ja) 半導体装置
JP3133544B2 (ja) 混成集積回路
US20030080418A1 (en) Semiconductor device having power supply pads arranged between signal pads and substrate edge
JPS63255953A (ja) 絶縁物封止型回路装置
JP2601228B2 (ja) 樹脂封止型回路装置の製造方法
JPH0622997Y2 (ja) 絶縁物封止型半導体装置
US11984432B2 (en) Semiconductor chip stack module and method of fabricating the same