JPH0451064B2 - - Google Patents

Info

Publication number
JPH0451064B2
JPH0451064B2 JP59170838A JP17083884A JPH0451064B2 JP H0451064 B2 JPH0451064 B2 JP H0451064B2 JP 59170838 A JP59170838 A JP 59170838A JP 17083884 A JP17083884 A JP 17083884A JP H0451064 B2 JPH0451064 B2 JP H0451064B2
Authority
JP
Japan
Prior art keywords
hole
printed pattern
pattern
circuit
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59170838A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6148928A (ja
Inventor
Osamu Arakawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujinon Corp
Original Assignee
Fuji Photo Optical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Photo Optical Co Ltd filed Critical Fuji Photo Optical Co Ltd
Priority to JP59170838A priority Critical patent/JPS6148928A/ja
Publication of JPS6148928A publication Critical patent/JPS6148928A/ja
Publication of JPH0451064B2 publication Critical patent/JPH0451064B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73267Layer and HDI connectors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/14Structural association of two or more printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP59170838A 1984-08-16 1984-08-16 ハイブリッド集積回路 Granted JPS6148928A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59170838A JPS6148928A (ja) 1984-08-16 1984-08-16 ハイブリッド集積回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59170838A JPS6148928A (ja) 1984-08-16 1984-08-16 ハイブリッド集積回路

Publications (2)

Publication Number Publication Date
JPS6148928A JPS6148928A (ja) 1986-03-10
JPH0451064B2 true JPH0451064B2 (US20030199744A1-20031023-C00003.png) 1992-08-18

Family

ID=15912264

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59170838A Granted JPS6148928A (ja) 1984-08-16 1984-08-16 ハイブリッド集積回路

Country Status (1)

Country Link
JP (1) JPS6148928A (US20030199744A1-20031023-C00003.png)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0737337Y2 (ja) * 1988-04-20 1995-08-23 株式会社村田製作所 回路部品
US5656547A (en) * 1994-05-11 1997-08-12 Chipscale, Inc. Method for making a leadless surface mounted device with wrap-around flange interface contacts
US5552326A (en) * 1995-03-01 1996-09-03 Texas Instruments Incorporated Method for forming electrical contact to the optical coating of an infrared detector using conductive epoxy
JP2009197810A (ja) * 2009-06-11 2009-09-03 Yamaha Motor Co Ltd エンジン
JP4916530B2 (ja) * 2009-06-11 2012-04-11 ヤマハ発動機株式会社 エンジン
JP4916529B2 (ja) * 2009-06-11 2012-04-11 ヤマハ発動機株式会社 エンジン
JP4916528B2 (ja) * 2009-06-11 2012-04-11 ヤマハ発動機株式会社 自動二輪車用エンジン
JP4916527B2 (ja) * 2009-06-11 2012-04-11 ヤマハ発動機株式会社 自動二輪車用エンジン

Also Published As

Publication number Publication date
JPS6148928A (ja) 1986-03-10

Similar Documents

Publication Publication Date Title
JP2001308260A (ja) 半導体装置
WO2003005445A1 (fr) Dispositif a semiconducteur et module a semiconducteur
JPH0451064B2 (US20030199744A1-20031023-C00003.png)
JP3656861B2 (ja) 半導体集積回路装置及び半導体集積回路装置の製造方法
JPH04273200A (ja) シールド装置
JPH01143389A (ja) ハイブリッド集積回路装置
JPH0458189B2 (US20030199744A1-20031023-C00003.png)
JP3269506B2 (ja) 半導体装置
JPH05152703A (ja) 混成集積回路装置
JPH0249731Y2 (US20030199744A1-20031023-C00003.png)
JP2000301065A (ja) 圧電振動装置
JP2544272Y2 (ja) 混成集積回路
JP2504586Y2 (ja) 電子部品用パッケ―ジ
JPS62115761A (ja) 混成集積回路
JPS6120757Y2 (US20030199744A1-20031023-C00003.png)
JP3716726B2 (ja) 電子部品ケースおよびその製造方法
JPH0735413Y2 (ja) 混成集積回路におけるチツプ電子部品の取付構造
JPH0719858B2 (ja) 混成集積回路装置の製造方法
JPS58210686A (ja) 電子回路装置
JPH0451488Y2 (US20030199744A1-20031023-C00003.png)
JPH0739244Y2 (ja) 混成集積回路装置
JP2533929B2 (ja) 電子素子実装用パッケ―ジ
JPH04181792A (ja) 印刷配線板の接続装置
JPH0430565A (ja) 高出力用混成集積回路装置
JPH0558665B2 (US20030199744A1-20031023-C00003.png)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees