JPH0445011B2 - - Google Patents
Info
- Publication number
- JPH0445011B2 JPH0445011B2 JP62261945A JP26194587A JPH0445011B2 JP H0445011 B2 JPH0445011 B2 JP H0445011B2 JP 62261945 A JP62261945 A JP 62261945A JP 26194587 A JP26194587 A JP 26194587A JP H0445011 B2 JPH0445011 B2 JP H0445011B2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- input
- crystal oscillator
- output
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000013078 crystal Substances 0.000 claims abstract description 28
- 230000001105 regulatory effect Effects 0.000 claims abstract description 10
- 230000002950 deficient Effects 0.000 claims description 10
- 239000010453 quartz Substances 0.000 abstract 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 3
- 238000010586 diagram Methods 0.000 description 5
- 230000006870 function Effects 0.000 description 2
- 230000001960 triggered effect Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000001172 regenerating effect Effects 0.000 description 1
- 230000008929 regeneration Effects 0.000 description 1
- 238000011069 regeneration method Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Networks Using Active Elements (AREA)
- Optical Communication System (AREA)
- Manipulation Of Pulses (AREA)
- Amplifiers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE3635641 | 1986-10-20 | ||
| DE3635641.7 | 1986-10-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63109609A JPS63109609A (ja) | 1988-05-14 |
| JPH0445011B2 true JPH0445011B2 (US07608600-20091027-C00054.png) | 1992-07-23 |
Family
ID=6312064
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62261945A Granted JPS63109609A (ja) | 1986-10-20 | 1987-10-19 | 位相調整回路 |
Country Status (11)
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DK163397C (da) * | 1988-06-24 | 1992-07-13 | Nordiske Kabel Traad | Fremgangsmaade ved regulering af en taktgenerators fase i forhold til et datasignal |
| JPH0273722A (ja) * | 1988-09-09 | 1990-03-13 | Nec Corp | Ｐｌｌ方式オフセット周波数合成回路 |
| AR241983A1 (es) * | 1989-03-23 | 1993-01-29 | Siemens Ag | Disposicion de circuito para transformar una secuencia discontinua de pulsos de reloj de entrada en una secuencia continua de pulsos de reloj de salida con la misma cantidad de pulsos. |
| SE466474B (sv) * | 1990-07-10 | 1992-02-17 | Ericsson Telefon Ab L M | Faslaasningskrets foer jitterreducering i digitalt multiplexsystem |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| BE786798A (fr) * | 1971-07-29 | 1973-01-29 | Int Standard Electric Corp | Boucle d'asservissement en phase pour demultiplexeur de signauxmic |
| US3883817A (en) * | 1973-08-20 | 1975-05-13 | Nasa | Digital phase-locked loop |
| US4019153A (en) * | 1974-10-07 | 1977-04-19 | The Charles Stark Draper Laboratory, Inc. | Digital phase-locked loop filter |
| US4242639A (en) * | 1978-09-05 | 1980-12-30 | Ncr Corporation | Digital phase lock circuit |
| DE2925391A1 (de) * | 1979-06-21 | 1981-01-15 | Hertz Inst Heinrich | Verfahren zur uebermittlung von zeitmultiplexsignalen in einem digitalen nachrichtennetz |
| AU534342B2 (en) * | 1980-02-13 | 1984-01-19 | Motorola, Inc. | An improved frequency synthesizer using multiple dual modules prescalers |
| ATE66768T1 (de) * | 1985-06-10 | 1991-09-15 | Siemens Ag | Taktregenerator. |
| US4679004A (en) * | 1985-09-03 | 1987-07-07 | Nec Corporation | Frequency synthesizer of a phase-locked type with a sampling circuit |
-
1987
- 1987-10-07 US US07/105,670 patent/US4820994A/en not_active Expired - Fee Related
- 1987-10-13 ES ES87114958T patent/ES2022256B3/es not_active Expired - Lifetime
- 1987-10-13 EP EP87114958A patent/EP0266588B1/de not_active Expired - Lifetime
- 1987-10-13 DE DE8787114958T patent/DE3770410D1/de not_active Expired - Fee Related
- 1987-10-13 AT AT87114958T patent/ATE64049T1/de not_active IP Right Cessation
- 1987-10-16 CA CA000549458A patent/CA1273413A/en not_active Expired - Fee Related
- 1987-10-19 JP JP62261945A patent/JPS63109609A/ja active Granted
- 1987-10-19 BR BR8705563A patent/BR8705563A/pt not_active IP Right Cessation
- 1987-10-19 AU AU79906/87A patent/AU579962B2/en not_active Ceased
- 1987-10-20 NO NO874371A patent/NO874371L/no unknown
-
1991
- 1991-06-12 GR GR90401180T patent/GR3002111T3/el unknown
Also Published As
| Publication number | Publication date |
|---|---|
| NO874371D0 (no) | 1987-10-20 |
| AU7990687A (en) | 1988-04-21 |
| ATE64049T1 (de) | 1991-06-15 |
| BR8705563A (pt) | 1988-05-24 |
| EP0266588B1 (de) | 1991-05-29 |
| EP0266588A1 (de) | 1988-05-11 |
| ES2022256B3 (es) | 1991-12-01 |
| AU579962B2 (en) | 1988-12-15 |
| US4820994A (en) | 1989-04-11 |
| NO874371L (no) | 1988-04-21 |
| DE3770410D1 (de) | 1991-07-04 |
| JPS63109609A (ja) | 1988-05-14 |
| GR3002111T3 (en) | 1992-12-30 |
| CA1273413A (en) | 1990-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4658406A (en) | Digital frequency divider or synthesizer and applications thereof | |
| US4857866A (en) | Phase-locked loop having elongated time for charge and discharge | |
| US4567448A (en) | Variable frequency oscillator | |
| US5978425A (en) | Hybrid phase-locked loop employing analog and digital loop filters | |
| US4366394A (en) | Divide by three clock divider with symmetrical output | |
| US5390223A (en) | Divider circuit structure | |
| US20030189464A1 (en) | Spurious-free fractional-n frequency synthesizer with multi-phase network circuit | |
| US5982213A (en) | Digital phase lock loop | |
| CN1794618B (zh) | 数字时钟滤波器 | |
| JPH0445011B2 (US07608600-20091027-C00054.png) | ||
| US4573175A (en) | Variable digital frequency generator with value storage | |
| US6115439A (en) | Free running digital phase lock loop | |
| USRE34317E (en) | Variable frequency oscillator | |
| US3805182A (en) | Device for controlling the frequency and phase of an oscillator | |
| US4354164A (en) | Digital phase lock loop for TIM frequency | |
| WO2019178748A1 (zh) | 频率产生器 | |
| JPS61140221A (ja) | タイミング発生回路 | |
| US6778623B1 (en) | Apparatus for synchronizing the frame clock in units/nodes of data-transmitting systems | |
| KR100286695B1 (ko) | 피엘엘 기준클럭 인가장치 | |
| JPH06334491A (ja) | クロック発生回路 | |
| JP2748746B2 (ja) | 位相同期発振器 | |
| JPH02301222A (ja) | ギヤツプが付随する書込みクロツクからギヤツプのない読出しクロツクへの変換方法および装置 | |
| KR100260446B1 (ko) | 전송시스템의 디지털 처리 위상동기루프장치 | |
| JPS6333739B2 (US07608600-20091027-C00054.png) | ||
| JP2580564B2 (ja) | 受信デイスタツフ回路 |
