JPH0441381B2 - - Google Patents
Info
- Publication number
- JPH0441381B2 JPH0441381B2 JP60012042A JP1204285A JPH0441381B2 JP H0441381 B2 JPH0441381 B2 JP H0441381B2 JP 60012042 A JP60012042 A JP 60012042A JP 1204285 A JP1204285 A JP 1204285A JP H0441381 B2 JPH0441381 B2 JP H0441381B2
- Authority
- JP
- Japan
- Prior art keywords
- centralized control
- flip
- channel
- control unit
- control section
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60012042A JPS61170849A (ja) | 1985-01-24 | 1985-01-24 | デ−タ転送装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60012042A JPS61170849A (ja) | 1985-01-24 | 1985-01-24 | デ−タ転送装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61170849A JPS61170849A (ja) | 1986-08-01 |
| JPH0441381B2 true JPH0441381B2 (enExample) | 1992-07-08 |
Family
ID=11794537
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60012042A Granted JPS61170849A (ja) | 1985-01-24 | 1985-01-24 | デ−タ転送装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61170849A (enExample) |
-
1985
- 1985-01-24 JP JP60012042A patent/JPS61170849A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61170849A (ja) | 1986-08-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4366535A (en) | Modular signal-processing system | |
| US6338110B1 (en) | Partitioning of storage channels using programmable switches | |
| JPH0734179B2 (ja) | 複数の異種データ処理チヤンネルを有する自動飛行制御装置 | |
| JPS59106056A (ja) | フエイルセイフ式デ−タ処理システム | |
| US4761783A (en) | Apparatus and method for reporting occurrences of errors in signals stored in a data processor | |
| JPH0441381B2 (enExample) | ||
| JPH0354652A (ja) | 入出力ポートの障害きりわけ方法 | |
| JPS6052458B2 (ja) | 二重化した計算機制御システム | |
| EP0393173B1 (en) | Data bus enable verification logic | |
| JP2725680B2 (ja) | バス異常検出回路 | |
| JPH0628003B2 (ja) | 多重化制御装置のデ−タ制御方法及び装置 | |
| JPH0238969B2 (enExample) | ||
| JPH0451859B2 (enExample) | ||
| JP2640139B2 (ja) | メモリカード | |
| JPH08106400A (ja) | プロセス入出力装置を二重化した二重化制御装置 | |
| JP2756315B2 (ja) | 系構成情報の更新制御方式 | |
| JPS638500B2 (enExample) | ||
| JPH04354004A (ja) | プログラマブルコントローラの二重化装置 | |
| JPS60167547A (ja) | 信号伝送装置 | |
| JPH07114521A (ja) | マルチマイクロコンピュータシステム | |
| JPS62166401A (ja) | 電子計算機の多重化システム | |
| JPS63266548A (ja) | 二重化計算機システム | |
| JPH01102651A (ja) | 診断方式 | |
| JPS5832424B2 (ja) | 二重系ハイアラ−キシステム | |
| JPS6128146B2 (enExample) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |