JPH0439095B2 - - Google Patents
Info
- Publication number
- JPH0439095B2 JPH0439095B2 JP63048709A JP4870988A JPH0439095B2 JP H0439095 B2 JPH0439095 B2 JP H0439095B2 JP 63048709 A JP63048709 A JP 63048709A JP 4870988 A JP4870988 A JP 4870988A JP H0439095 B2 JPH0439095 B2 JP H0439095B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- underflow
- overflow
- bit
- operation result
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 10
- 239000008186 active pharmaceutical agent Substances 0.000 description 3
- 238000000034 method Methods 0.000 description 2
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63048709A JPH01223532A (ja) | 1988-03-03 | 1988-03-03 | オーバフロウ・アンダフロウ処理回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP63048709A JPH01223532A (ja) | 1988-03-03 | 1988-03-03 | オーバフロウ・アンダフロウ処理回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH01223532A JPH01223532A (ja) | 1989-09-06 |
| JPH0439095B2 true JPH0439095B2 (enExample) | 1992-06-26 |
Family
ID=12810842
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP63048709A Granted JPH01223532A (ja) | 1988-03-03 | 1988-03-03 | オーバフロウ・アンダフロウ処理回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01223532A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2555135B2 (ja) * | 1988-03-11 | 1996-11-20 | 富士通株式会社 | 演算回路 |
-
1988
- 1988-03-03 JP JP63048709A patent/JPH01223532A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH01223532A (ja) | 1989-09-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2600293B2 (ja) | オーバーフロー補正回路 | |
| US4953115A (en) | Absolute value calculating circuit having a single adder | |
| JPH0650462B2 (ja) | シフト数制御回路 | |
| GB2239536A (en) | Binary division of signed operands | |
| EP0416869B1 (en) | Digital adder/accumulator | |
| JP3248743B2 (ja) | 符号付き加算器のためのオーバーフロー/アンダーフロー高速制限回路 | |
| JPH0343645B2 (enExample) | ||
| JP3356613B2 (ja) | 加算方法および加算器 | |
| EP1078464A1 (en) | Low power counters | |
| GB1579100A (en) | Digital arithmetic method and means | |
| US6499046B1 (en) | Saturation detection apparatus and method therefor | |
| US6012077A (en) | Method and apparatus for indicating overflow status of bit-variable data employing pipelining adder | |
| JPH0439095B2 (enExample) | ||
| GB2274730A (en) | A mantissa addition system. | |
| US5408427A (en) | Detection of exponent underflow and overflow in a floating point adder | |
| US7461118B2 (en) | Arithmetic logic unit with merged circuitry for comparison, minimum/maximum selection and saturation for signed and unsigned numbers | |
| JP2575969B2 (ja) | 浮動小数点乗除算装置 | |
| JP2513354B2 (ja) | 浮動小数点演算補助回路 | |
| JP3092310B2 (ja) | ディジタル信号処理回路 | |
| JPH0764769A (ja) | 乗算器 | |
| JPH08137669A (ja) | 演算回路 | |
| JP3110072B2 (ja) | 事前正規化回路 | |
| JP3139011B2 (ja) | 固定小数点プロセッサ | |
| JPH0784755A (ja) | デジタル信号処理装置 | |
| JP2842768B2 (ja) | 浮動小数点演算装置 |