JPH0435937B2 - - Google Patents
Info
- Publication number
- JPH0435937B2 JPH0435937B2 JP57061039A JP6103982A JPH0435937B2 JP H0435937 B2 JPH0435937 B2 JP H0435937B2 JP 57061039 A JP57061039 A JP 57061039A JP 6103982 A JP6103982 A JP 6103982A JP H0435937 B2 JPH0435937 B2 JP H0435937B2
- Authority
- JP
- Japan
- Prior art keywords
- frame
- signal
- violation
- transmission
- side device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005540 biological transmission Effects 0.000 claims description 37
- 238000000034 method Methods 0.000 claims description 12
- 230000008054 signal transmission Effects 0.000 claims description 4
- 238000001514 detection method Methods 0.000 description 38
- 230000005856 abnormality Effects 0.000 description 6
- 230000001360 synchronised effect Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000006835 compression Effects 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
- H04L25/4923—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes
- H04L25/4925—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes using balanced bipolar ternary codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Dc Digital Transmission (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57061039A JPS58178652A (ja) | 1982-04-14 | 1982-04-14 | フレ−ム信号伝送方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57061039A JPS58178652A (ja) | 1982-04-14 | 1982-04-14 | フレ−ム信号伝送方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58178652A JPS58178652A (ja) | 1983-10-19 |
| JPH0435937B2 true JPH0435937B2 (enrdf_load_stackoverflow) | 1992-06-12 |
Family
ID=13159716
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57061039A Granted JPS58178652A (ja) | 1982-04-14 | 1982-04-14 | フレ−ム信号伝送方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58178652A (enrdf_load_stackoverflow) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01143435A (ja) * | 1987-11-30 | 1989-06-06 | Nec Corp | データ伝送装置 |
| JPH01144832A (ja) * | 1987-12-01 | 1989-06-07 | Nec Corp | タイミング情報光並送方式 |
| JPH02112342A (ja) * | 1988-10-21 | 1990-04-25 | Nec Corp | フレーム重畳クロック分配装置 |
-
1982
- 1982-04-14 JP JP57061039A patent/JPS58178652A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58178652A (ja) | 1983-10-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2862300B1 (en) | Communication system and method for synchronizing a plurality of network nodes after a network lock condition occurs | |
| JPS6310835A (ja) | デイジタル伝送方式 | |
| US4507779A (en) | Medium speed multiples data | |
| JPS6340080B2 (enrdf_load_stackoverflow) | ||
| US6633578B1 (en) | Transmission interface unit in transmission system | |
| JPH02131040A (ja) | ディジタルパス監視方法およびスタッフ多重変換装置ならびに通信システム | |
| CA1228928A (en) | Data rate conversion and supervisory bit insertion in a data system | |
| JPH0435937B2 (enrdf_load_stackoverflow) | ||
| US4567587A (en) | Multiplex equipment monitoring apparatus | |
| EP0065641A1 (en) | Synchronizer for medium speed multiplex data | |
| RU2043652C1 (ru) | Устройство для сопряжения эвм с каналом связи | |
| JP3030783B2 (ja) | 受信データ同期回路 | |
| JP4712233B2 (ja) | 伝送装置 | |
| KR940008114B1 (ko) | 프로세서 통신 접속장치 | |
| JP2748912B2 (ja) | フレーム同期回路 | |
| JP2697421B2 (ja) | ディジタル伝送システムのフレーム同期回路 | |
| JPH01319380A (ja) | 放送ファクシミリ受信装置 | |
| SU1113790A1 (ru) | Устройство дл сопр жени электронной вычислительной машины с каналами св зи | |
| JPS63103528A (ja) | タイムスロツトアサインテ−ブル切替制御方式 | |
| JP2616228B2 (ja) | 回線品質監視装置 | |
| JP2000059351A (ja) | シリアルデータ監視装置 | |
| JPS6238697A (ja) | 局線信号選択回路 | |
| JPS598101B2 (ja) | 局内伝送路監視方式 | |
| JPH0144063B2 (enrdf_load_stackoverflow) | ||
| JPH03126340A (ja) | フレーム識別符号伝送方式 |