JPH0434828B2 - - Google Patents
Info
- Publication number
- JPH0434828B2 JPH0434828B2 JP59174976A JP17497684A JPH0434828B2 JP H0434828 B2 JPH0434828 B2 JP H0434828B2 JP 59174976 A JP59174976 A JP 59174976A JP 17497684 A JP17497684 A JP 17497684A JP H0434828 B2 JPH0434828 B2 JP H0434828B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- output
- semiconductor integrated
- integrated circuit
- output buffer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
Landscapes
- Power Sources (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59174976A JPS6153757A (ja) | 1984-08-24 | 1984-08-24 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59174976A JPS6153757A (ja) | 1984-08-24 | 1984-08-24 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6153757A JPS6153757A (ja) | 1986-03-17 |
JPH0434828B2 true JPH0434828B2 (enrdf_load_stackoverflow) | 1992-06-09 |
Family
ID=15988033
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59174976A Granted JPS6153757A (ja) | 1984-08-24 | 1984-08-24 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6153757A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04188866A (ja) * | 1990-11-22 | 1992-07-07 | Mitsubishi Electric Corp | 半導体集積回路装置 |
JP2635943B2 (ja) * | 1994-12-21 | 1997-07-30 | 栄電子工業株式会社 | 液体噴射加工装置 |
-
1984
- 1984-08-24 JP JP59174976A patent/JPS6153757A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6153757A (ja) | 1986-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6816163B2 (en) | Updating image frames on a screen comprising memory | |
EP0068123B1 (en) | Synchronization apparatus | |
JPS60227296A (ja) | 表示制御方式 | |
JP3266119B2 (ja) | 液晶表示装置及び映像データ転送方法 | |
JPH0630087B2 (ja) | インタ−フエ−ス回路 | |
JPH07210129A (ja) | ビデオramにおける自己タイミング式リアルタイム・データ転送 | |
WO2020143794A1 (zh) | 显示控制系统和显示装置 | |
US5644734A (en) | Method and apparatus for multiplexing bus connector signals with sideband signals | |
US5329290A (en) | Monitor control circuit | |
US6662258B1 (en) | Fly-by support module for a peripheral bus | |
JPH0434828B2 (enrdf_load_stackoverflow) | ||
JPS63104443A (ja) | 大規模集積回路 | |
JPS5958538A (ja) | 文字図形表示装置 | |
US5303350A (en) | Circuit for initializing registers using two input signals for writing default value into D-latch after a reset operation | |
JPH05120209A (ja) | バスシステム | |
KR100918666B1 (ko) | 메모리 디바이스의 대기 시간을 정규화하는 방법, 장치 및시스템 | |
JP2530826B2 (ja) | 表示制御装置 | |
JPS6265147A (ja) | バストレ−ス方式 | |
JPH03177953A (ja) | データ転送方式 | |
JP2007183377A (ja) | 表示制御装置 | |
JPH03204753A (ja) | Dma制御装置 | |
US4330842A (en) | Valid memory address pin elimination | |
JPS60135988A (ja) | 表示制御装置 | |
JP3537786B2 (ja) | データ処理システム | |
JPS62229347A (ja) | 記憶回路アクセス装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |