JPH043368U - - Google Patents
Info
- Publication number
- JPH043368U JPH043368U JP4436090U JP4436090U JPH043368U JP H043368 U JPH043368 U JP H043368U JP 4436090 U JP4436090 U JP 4436090U JP 4436090 U JP4436090 U JP 4436090U JP H043368 U JPH043368 U JP H043368U
- Authority
- JP
- Japan
- Prior art keywords
- error rate
- measuring device
- input
- rate measuring
- input data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001360 synchronised effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Detection And Prevention Of Errors In Transmission (AREA)
Description
第１図はこの考案の実施例を示すブロツク図、
第２図はそのレベル検出部２７及び制御信号発生
部２８の具体例を示すブロツク図、第３図は従来
の誤り率測定装置を示すブロツク図である。
Figure 1 is a block diagram showing an embodiment of this invention.
FIG. 2 is a block diagram showing a specific example of the level detecting section 27 and control signal generating section 28, and FIG. 3 is a block diagram showing a conventional error rate measuring device.
Claims (1)
力し、その入力クロツクをタイミング基準として
上記入力データと基準データとを比較して誤り率
を測定する誤り率測定装置において、 上記入力クロツクの入力端子と上記誤り率測定
装置のロジツク部との間に通過周波数可変の帯域
通過炉波器が挿入されていることを特徴とする誤
り率測定装置。[Claims for Utility Model Registration] In an error rate measuring device that receives input data and a clock synchronized with the input data, and measures the error rate by comparing the input data and reference data using the input clock as a timing reference. . An error rate measuring device, characterized in that a bandpass reactor having a variable pass frequency is inserted between an input terminal of the input clock and a logic section of the error rate measuring device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4436090U JPH043368U (en) | 1990-04-25 | 1990-04-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4436090U JPH043368U (en) | 1990-04-25 | 1990-04-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH043368U true JPH043368U (en) | 1992-01-13 |
Family
ID=31557591
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4436090U Pending JPH043368U (en) | 1990-04-25 | 1990-04-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH043368U (en) |
-
1990
- 1990-04-25 JP JP4436090U patent/JPH043368U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS61158780U (en) | ||
| JPH043368U (en) | ||
| JPS60102690U (en) | Radiation measuring instrument noise prevention circuit | |
| JPH0239176U (en) | ||
| JPH022683U (en) | ||
| JPH0390568U (en) | ||
| JPH01164508U (en) | ||
| JPH0264240U (en) | ||
| JPS6011535U (en) | Clock signal phase adjustment device | |
| JPS58538U (en) | Data speed conversion circuit | |
| JPS63125425U (en) | ||
| JPH0450928U (en) | ||
| JPH0226821U (en) | ||
| JPS614235U (en) | Signal processor input/output control device | |
| JPS6126324U (en) | Pulse width modulation control signal generator | |
| JPS63113344U (en) | ||
| JPS6070017U (en) | pulse adder | |
| JPS587217U (en) | Master clock generation circuit | |
| JPS59153588U (en) | Muting circuit of monitor receiver | |
| JPS63118647U (en) | ||
| JPS6246457U (en) | ||
| JPS5828467U (en) | synchronous circuit | |
| JPS59140520U (en) | electronic volume | |
| JPH03116441U (en) | ||
| JPS6047357U (en) | Clock generation circuit |