JPH0431423B2 - - Google Patents

Info

Publication number
JPH0431423B2
JPH0431423B2 JP61057313A JP5731386A JPH0431423B2 JP H0431423 B2 JPH0431423 B2 JP H0431423B2 JP 61057313 A JP61057313 A JP 61057313A JP 5731386 A JP5731386 A JP 5731386A JP H0431423 B2 JPH0431423 B2 JP H0431423B2
Authority
JP
Japan
Prior art keywords
address
processor
data
processing
dma
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP61057313A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62212857A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP61057313A priority Critical patent/JPS62212857A/ja
Publication of JPS62212857A publication Critical patent/JPS62212857A/ja
Publication of JPH0431423B2 publication Critical patent/JPH0431423B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
  • Computer And Data Communications (AREA)
  • Memory System (AREA)
JP61057313A 1986-03-14 1986-03-14 バツフアアドレス管理方式 Granted JPS62212857A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61057313A JPS62212857A (ja) 1986-03-14 1986-03-14 バツフアアドレス管理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61057313A JPS62212857A (ja) 1986-03-14 1986-03-14 バツフアアドレス管理方式

Publications (2)

Publication Number Publication Date
JPS62212857A JPS62212857A (ja) 1987-09-18
JPH0431423B2 true JPH0431423B2 (enExample) 1992-05-26

Family

ID=13052075

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61057313A Granted JPS62212857A (ja) 1986-03-14 1986-03-14 バツフアアドレス管理方式

Country Status (1)

Country Link
JP (1) JPS62212857A (enExample)

Also Published As

Publication number Publication date
JPS62212857A (ja) 1987-09-18

Similar Documents

Publication Publication Date Title
EP1370971B1 (en) Processing modules for computer architecture for broadband networks
US5574868A (en) Bus grant prediction technique for a split transaction bus in a multiprocessor computer system
JPH09185594A5 (enExample)
JPH04246745A (ja) 情報処理装置及びその方法
JPS63280365A (ja) ダイレクトメモリアクセスオ−ダ競合制御方式
JPH0142415B2 (enExample)
JPH0431423B2 (enExample)
US5121351A (en) Floating point arithmetic system
JPH0238968B2 (enExample)
JPH0544238B2 (enExample)
JPS62168257A (ja) メモリを共用するマルチプロセツサシステム
JPS59173828A (ja) デ−タ処理システム
JP3016788B2 (ja) 装置間通信・キャッシュ一致処理方式
JPS6130300B2 (enExample)
JPS5921051B2 (ja) 通信制御装置
JPH056333A (ja) マルチプロセサシステム
JPH04225458A (ja) コンピュータ
JP3227273B2 (ja) プログラマブルコントローラのリンク処理方式
KR100253790B1 (ko) 중대형 컴퓨터 컨트롤러 보드의 인터페이스 방법
JPH05128279A (ja) ワンチツプマイクロコンピユータ
JPS63136742A (ja) デ−タ転送装置
JPS63163952A (ja) デ−タ転送方式
JPS58142465A (ja) デ−タ転送・処理装置
JPH06161951A (ja) バス制御方式
JPH11184798A (ja) データ通信装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees