JPH0430679B2 - - Google Patents
Info
- Publication number
- JPH0430679B2 JPH0430679B2 JP58239056A JP23905683A JPH0430679B2 JP H0430679 B2 JPH0430679 B2 JP H0430679B2 JP 58239056 A JP58239056 A JP 58239056A JP 23905683 A JP23905683 A JP 23905683A JP H0430679 B2 JPH0430679 B2 JP H0430679B2
- Authority
- JP
- Japan
- Prior art keywords
- sample
- buffer
- input terminal
- calibration
- switch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000003990 capacitor Substances 0.000 claims description 38
- 239000000872 buffer Substances 0.000 claims description 31
- 230000008878 coupling Effects 0.000 claims description 14
- 238000010168 coupling process Methods 0.000 claims description 14
- 238000005859 coupling reaction Methods 0.000 claims description 14
- 238000005070 sampling Methods 0.000 claims description 12
- 230000003071 parasitic effect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 5
- 230000014759 maintenance of location Effects 0.000 description 5
- 230000035515 penetration Effects 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
- G11C27/026—Sample-and-hold arrangements using a capacitive memory element associated with an amplifier
Landscapes
- Filters That Use Time-Delay Elements (AREA)
- Amplifiers (AREA)
- Analogue/Digital Conversion (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Semiconductor Memories (AREA)
- Oscillators With Electromechanical Resonators (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/451,026 US4542304A (en) | 1982-12-20 | 1982-12-20 | Switched capacitor feedback sample-and-hold circuit |
| US451026 | 1982-12-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59117791A JPS59117791A (ja) | 1984-07-07 |
| JPH0430679B2 true JPH0430679B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-05-22 |
Family
ID=23790508
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58239056A Granted JPS59117791A (ja) | 1982-12-20 | 1983-12-20 | サンプルホ−ルド回路 |
Country Status (5)
Families Citing this family (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4570080A (en) * | 1983-10-11 | 1986-02-11 | At&T Bell Laboratories | Corrected sample-and-hold circuit |
| JPH0617280Y2 (ja) * | 1985-02-04 | 1994-05-02 | ソニー株式会社 | サンプルホ−ルド回路 |
| US4990862A (en) * | 1986-02-24 | 1991-02-05 | Sony Corporation | Output stage for solid-state image pick-up device |
| JPH0770239B2 (ja) * | 1986-02-24 | 1995-07-31 | ソニー株式会社 | サンプルホ−ルド回路 |
| US4691125A (en) * | 1986-10-03 | 1987-09-01 | Motorola, Inc. | One hundred percent duty cycle sample-and-hold circuit |
| US4939750A (en) * | 1988-03-17 | 1990-07-03 | Oki Electric Industry, Co., Ltd. | Adaptive signal discrimination circuit and a method for discriminating high and low level of data signals |
| US4885545A (en) * | 1988-08-08 | 1989-12-05 | Tektronix, Inc. | High speed circuit with supporting auxiliary circuit |
| US5162670A (en) * | 1990-01-26 | 1992-11-10 | Kabushiki Kaisha Toshiba | Sample-and-hold circuit device |
| US5917363A (en) * | 1996-06-21 | 1999-06-29 | Motorola, Inc. | Multiplexed driver system requiring a reduced number of amplifier circuits |
| DE69830914T2 (de) * | 1997-09-29 | 2006-03-30 | Matsushita Electric Industrial Co., Ltd., Kadoma | Analoger speicher und bildverarbeitungssystem |
| US6369738B1 (en) | 1999-08-17 | 2002-04-09 | Eric Swanson | Time domain/frequency domain data converter with data ready feature |
| US6751641B1 (en) * | 1999-08-17 | 2004-06-15 | Eric Swanson | Time domain data converter with output frequency domain conversion |
| US6414619B1 (en) | 1999-10-22 | 2002-07-02 | Eric J. Swanson | Autoranging analog to digital conversion circuitry |
| US6369740B1 (en) | 1999-10-22 | 2002-04-09 | Eric J. Swanson | Programmable gain preamplifier coupled to an analog to digital converter |
| US6590517B1 (en) | 1999-10-22 | 2003-07-08 | Eric J. Swanson | Analog to digital conversion circuitry including backup conversion circuitry |
| US6310518B1 (en) | 1999-10-22 | 2001-10-30 | Eric J. Swanson | Programmable gain preamplifier |
| US6329848B1 (en) * | 2000-04-27 | 2001-12-11 | Maxim Integrated Products, Inc. | Sample and hold circuits and methods |
| JP4708552B2 (ja) * | 2000-11-30 | 2011-06-22 | 住友林業株式会社 | 膳板取付構造 |
| US7136000B1 (en) * | 2005-06-17 | 2006-11-14 | National Semiconductor Corporation | Selective offset adjustment of a track and hold circuit |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3586880A (en) * | 1969-08-11 | 1971-06-22 | Astrodata Inc | Isolation and compensation of sample and hold circuits |
| US3820033A (en) * | 1973-05-16 | 1974-06-25 | Tektronix Inc | Mos-fet sample and hold system for digitizing high frequency signals |
| US4370572A (en) * | 1980-01-17 | 1983-01-25 | Trw Inc. | Differential sample-and-hold circuit |
| JPS6047676B2 (ja) * | 1980-05-30 | 1985-10-23 | 日本電気株式会社 | サンプルアンドホ−ルド回路 |
-
1982
- 1982-12-20 US US06/451,026 patent/US4542304A/en not_active Expired - Lifetime
-
1983
- 1983-12-12 DE DE8383307551T patent/DE3381714D1/de not_active Expired - Fee Related
- 1983-12-12 GB GB08333133A patent/GB2133650B/en not_active Expired
- 1983-12-12 EP EP83307551A patent/EP0114475B1/en not_active Expired - Lifetime
- 1983-12-20 JP JP58239056A patent/JPS59117791A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| DE3381714D1 (de) | 1990-08-09 |
| GB8333133D0 (en) | 1984-01-18 |
| EP0114475B1 (en) | 1990-07-04 |
| GB2133650A (en) | 1984-07-25 |
| EP0114475A3 (en) | 1985-09-18 |
| EP0114475A2 (en) | 1984-08-01 |
| JPS59117791A (ja) | 1984-07-07 |
| US4542304A (en) | 1985-09-17 |
| GB2133650B (en) | 1986-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0430679B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US4585956A (en) | Switched capacitor feedback sample-and-hold circuit | |
| JP3196937B2 (ja) | 回復時間の速い比較回路 | |
| US5124663A (en) | Offset compensation CMOS operational amplifier | |
| US5111072A (en) | Sample-and-hold switch with low on resistance and reduced charge injection | |
| JP2804764B2 (ja) | 動作モードの間で切換え可能な増幅器装置 | |
| US6025875A (en) | Analog signal sampler for imaging systems | |
| JPH08130422A (ja) | 最大電圧スイングを有する交換演算増幅器を使用する低電圧交換キャパシタンス回路 | |
| US4899068A (en) | Comparison circuit with error compensated mos switches | |
| US3676711A (en) | Delay line using integrated mos circuitry | |
| JPH05129904A (ja) | 比較回路 | |
| US6518901B2 (en) | Boosted switch device for a sampler of an analog/digital converter, and operating method thereof | |
| WO2001084716A2 (en) | Sample and hold circuits and methods | |
| US10084466B1 (en) | Top plate sampling circuit including input-dependent dual clock boost circuits | |
| US6259316B1 (en) | Low voltage buffer amplifier for high speed sample and hold applications | |
| JPH01303809A (ja) | アナログスイッチ回路 | |
| US20030098722A1 (en) | Low charge-dump transistor switch | |
| JP3869010B2 (ja) | 電流メモリ | |
| US4707667A (en) | Offset corrected amplifier | |
| JPH057800B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| US20060202722A1 (en) | Sample-and-hold circuits | |
| US5684425A (en) | Analog switch for low supply voltage MOS integrated circuits | |
| JPH077379A (ja) | バケツ・リレー・アナログ遅延線 | |
| JPS598919B2 (ja) | バケツト・ブリゲ−ド・シフト・レジスタ装置 | |
| US5005156A (en) | Semiconductor device having output buffer circuit controlled by output control signal |