JPS59117791A - サンプルホ−ルド回路 - Google Patents
サンプルホ−ルド回路Info
- Publication number
- JPS59117791A JPS59117791A JP58239056A JP23905683A JPS59117791A JP S59117791 A JPS59117791 A JP S59117791A JP 58239056 A JP58239056 A JP 58239056A JP 23905683 A JP23905683 A JP 23905683A JP S59117791 A JPS59117791 A JP S59117791A
- Authority
- JP
- Japan
- Prior art keywords
- sample
- transistor
- switch
- buffer
- input terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims description 37
- 239000000872 buffer Substances 0.000 claims description 25
- 230000008878 coupling Effects 0.000 claims description 14
- 238000010168 coupling process Methods 0.000 claims description 14
- 238000005859 coupling reaction Methods 0.000 claims description 14
- 238000005070 sampling Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 7
- 230000003071 parasitic effect Effects 0.000 description 6
- 230000000694 effects Effects 0.000 description 3
- 230000035515 penetration Effects 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 239000000654 additive Substances 0.000 description 1
- 230000000996 additive effect Effects 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C27/00—Electric analogue stores, e.g. for storing instantaneous values
- G11C27/02—Sample-and-hold arrangements
- G11C27/024—Sample-and-hold arrangements using a capacitive memory element
- G11C27/026—Sample-and-hold arrangements using a capacitive memory element associated with an amplifier
Landscapes
- Filters That Use Time-Delay Elements (AREA)
- Amplifiers (AREA)
- Analogue/Digital Conversion (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Semiconductor Memories (AREA)
- Oscillators With Electromechanical Resonators (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/451,026 US4542304A (en) | 1982-12-20 | 1982-12-20 | Switched capacitor feedback sample-and-hold circuit |
| US451026 | 1982-12-20 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59117791A true JPS59117791A (ja) | 1984-07-07 |
| JPH0430679B2 JPH0430679B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-05-22 |
Family
ID=23790508
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58239056A Granted JPS59117791A (ja) | 1982-12-20 | 1983-12-20 | サンプルホ−ルド回路 |
Country Status (5)
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61131171U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1985-02-04 | 1986-08-16 | ||
| WO1999017296A1 (en) * | 1997-09-29 | 1999-04-08 | Matsushita Electric Industrial Co., Ltd. | Analog memory and image processing system |
| JP2002168055A (ja) * | 2000-11-30 | 2002-06-11 | Sumitomo Forestry Co Ltd | 膳板取付構造 |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4570080A (en) * | 1983-10-11 | 1986-02-11 | At&T Bell Laboratories | Corrected sample-and-hold circuit |
| US4990862A (en) * | 1986-02-24 | 1991-02-05 | Sony Corporation | Output stage for solid-state image pick-up device |
| JPH0770239B2 (ja) * | 1986-02-24 | 1995-07-31 | ソニー株式会社 | サンプルホ−ルド回路 |
| US4691125A (en) * | 1986-10-03 | 1987-09-01 | Motorola, Inc. | One hundred percent duty cycle sample-and-hold circuit |
| US4939750A (en) * | 1988-03-17 | 1990-07-03 | Oki Electric Industry, Co., Ltd. | Adaptive signal discrimination circuit and a method for discriminating high and low level of data signals |
| US4885545A (en) * | 1988-08-08 | 1989-12-05 | Tektronix, Inc. | High speed circuit with supporting auxiliary circuit |
| US5162670A (en) * | 1990-01-26 | 1992-11-10 | Kabushiki Kaisha Toshiba | Sample-and-hold circuit device |
| US5917363A (en) * | 1996-06-21 | 1999-06-29 | Motorola, Inc. | Multiplexed driver system requiring a reduced number of amplifier circuits |
| US6751641B1 (en) * | 1999-08-17 | 2004-06-15 | Eric Swanson | Time domain data converter with output frequency domain conversion |
| US6369738B1 (en) | 1999-08-17 | 2002-04-09 | Eric Swanson | Time domain/frequency domain data converter with data ready feature |
| US6414619B1 (en) | 1999-10-22 | 2002-07-02 | Eric J. Swanson | Autoranging analog to digital conversion circuitry |
| US6369740B1 (en) | 1999-10-22 | 2002-04-09 | Eric J. Swanson | Programmable gain preamplifier coupled to an analog to digital converter |
| US6310518B1 (en) | 1999-10-22 | 2001-10-30 | Eric J. Swanson | Programmable gain preamplifier |
| US6590517B1 (en) | 1999-10-22 | 2003-07-08 | Eric J. Swanson | Analog to digital conversion circuitry including backup conversion circuitry |
| US6329848B1 (en) * | 2000-04-27 | 2001-12-11 | Maxim Integrated Products, Inc. | Sample and hold circuits and methods |
| US7136000B1 (en) * | 2005-06-17 | 2006-11-14 | National Semiconductor Corporation | Selective offset adjustment of a track and hold circuit |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3586880A (en) * | 1969-08-11 | 1971-06-22 | Astrodata Inc | Isolation and compensation of sample and hold circuits |
| US3820033A (en) * | 1973-05-16 | 1974-06-25 | Tektronix Inc | Mos-fet sample and hold system for digitizing high frequency signals |
| US4370572A (en) * | 1980-01-17 | 1983-01-25 | Trw Inc. | Differential sample-and-hold circuit |
| JPS6047676B2 (ja) * | 1980-05-30 | 1985-10-23 | 日本電気株式会社 | サンプルアンドホ−ルド回路 |
-
1982
- 1982-12-20 US US06/451,026 patent/US4542304A/en not_active Expired - Lifetime
-
1983
- 1983-12-12 GB GB08333133A patent/GB2133650B/en not_active Expired
- 1983-12-12 DE DE8383307551T patent/DE3381714D1/de not_active Expired - Fee Related
- 1983-12-12 EP EP83307551A patent/EP0114475B1/en not_active Expired - Lifetime
- 1983-12-20 JP JP58239056A patent/JPS59117791A/ja active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61131171U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1985-02-04 | 1986-08-16 | ||
| WO1999017296A1 (en) * | 1997-09-29 | 1999-04-08 | Matsushita Electric Industrial Co., Ltd. | Analog memory and image processing system |
| US6559895B1 (en) * | 1997-09-29 | 2003-05-06 | Matsushita Electric Industrial Co., Ltd. | Analog memory and image processing system for reducing fixed pattern noise |
| JP2002168055A (ja) * | 2000-11-30 | 2002-06-11 | Sumitomo Forestry Co Ltd | 膳板取付構造 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP0114475A2 (en) | 1984-08-01 |
| JPH0430679B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1992-05-22 |
| EP0114475B1 (en) | 1990-07-04 |
| GB2133650A (en) | 1984-07-25 |
| GB8333133D0 (en) | 1984-01-18 |
| EP0114475A3 (en) | 1985-09-18 |
| GB2133650B (en) | 1986-07-02 |
| US4542304A (en) | 1985-09-17 |
| DE3381714D1 (de) | 1990-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59117791A (ja) | サンプルホ−ルド回路 | |
| US4585956A (en) | Switched capacitor feedback sample-and-hold circuit | |
| US5124663A (en) | Offset compensation CMOS operational amplifier | |
| JP3196937B2 (ja) | 回復時間の速い比較回路 | |
| JP2804764B2 (ja) | 動作モードの間で切換え可能な増幅器装置 | |
| US3676711A (en) | Delay line using integrated mos circuitry | |
| US11405047B2 (en) | Sampling switch circuits | |
| US4523107A (en) | Switched capacitor comparator | |
| US6329848B1 (en) | Sample and hold circuits and methods | |
| JP2975378B2 (ja) | トラック・ホールド回路 | |
| JP2003163843A (ja) | 画像読取信号処理装置 | |
| EP0107337B1 (en) | Improvements in or relating to sample-and-hold circuits and methods | |
| JP3869010B2 (ja) | 電流メモリ | |
| US4903241A (en) | Read circuit having a limited-bandwidth amplifier for holding the output of a delay circuit | |
| EP0560815B1 (en) | Method for clockfeedthrough error compensation in switched capacitor circuits | |
| US7403046B2 (en) | Sample-and-hold circuits | |
| US12009832B2 (en) | Sampling switch circuits | |
| JP2842329B2 (ja) | 電圧レベルシフト回路 | |
| JPH02302999A (ja) | サンプルホールド回路 | |
| JP2642255B2 (ja) | サンプルホールド回路 | |
| GB2311428A (en) | Offset voltage compensation for voltage comparators using switched current memories | |
| US6836158B2 (en) | Signal sampling method and circuit for improved hold mode isolation | |
| US6133765A (en) | Switched-current memory | |
| JP2003281898A (ja) | サンプルホールド回路 | |
| JPS6130811A (ja) | スイツチ入力回路 |