JPH0430605B2 - - Google Patents
Info
- Publication number
- JPH0430605B2 JPH0430605B2 JP59082749A JP8274984A JPH0430605B2 JP H0430605 B2 JPH0430605 B2 JP H0430605B2 JP 59082749 A JP59082749 A JP 59082749A JP 8274984 A JP8274984 A JP 8274984A JP H0430605 B2 JPH0430605 B2 JP H0430605B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- majority
- clock pulse
- clock
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000001360 synchronised effect Effects 0.000 claims description 5
- 230000003111 delayed effect Effects 0.000 description 12
- 230000000694 effects Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 101100494767 Drosophila melanogaster Dcp-1 gene Proteins 0.000 description 2
- 230000002411 adverse Effects 0.000 description 2
- 230000001105 regulatory effect Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000005856 abnormality Effects 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000001151 other effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Safety Devices In Control Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59082749A JPS60225982A (ja) | 1984-04-24 | 1984-04-24 | ３重系におけるクロツクパルス同期装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59082749A JPS60225982A (ja) | 1984-04-24 | 1984-04-24 | ３重系におけるクロツクパルス同期装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60225982A JPS60225982A (ja) | 1985-11-11 |
| JPH0430605B2 true JPH0430605B2 (enrdf_load_stackoverflow) | 1992-05-22 |
Family
ID=13783074
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59082749A Granted JPS60225982A (ja) | 1984-04-24 | 1984-04-24 | ３重系におけるクロツクパルス同期装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60225982A (enrdf_load_stackoverflow) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2605768B2 (ja) * | 1987-12-28 | 1997-04-30 | 松下電器産業株式会社 | 安全装置 |
| SE504920C2 (sv) | 1995-09-29 | 1997-05-26 | Ericsson Telefon Ab L M | Förfarande och system för redundant klockdistribution till telekommunikationsutrustningar i vilka byte av vald klocksignal bland de inkommande klocksignalerna ständigt sker |
| SE506739C2 (sv) | 1995-09-29 | 1998-02-09 | Ericsson Telefon Ab L M | Drift och underhåll av klockdistributionsnät med redundans |
-
1984
- 1984-04-24 JP JP59082749A patent/JPS60225982A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60225982A (ja) | 1985-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6239627B1 (en) | Clock multiplier using nonoverlapping clock pulses for waveform generation | |
| US6445229B1 (en) | Digital phase lock loop | |
| JPH0311689B2 (enrdf_load_stackoverflow) | ||
| JPH024172B2 (enrdf_load_stackoverflow) | ||
| JPH0812576B2 (ja) | 時間基準装置および同期方法 | |
| US6298104B1 (en) | Clock recovery circuit | |
| JPH0430605B2 (enrdf_load_stackoverflow) | ||
| US5815694A (en) | Apparatus and method to change a processor clock frequency | |
| US6115439A (en) | Free running digital phase lock loop | |
| US5572554A (en) | Synchronizer and method therefor | |
| JP3143743B2 (ja) | 高速位相同期回路及びこれを用いた位相同期方法 | |
| JPH07326963A (ja) | デジタルｐｌｌ回路 | |
| JPH05315898A (ja) | トリガ同期回路 | |
| JP2693047B2 (ja) | 基準信号作成回路 | |
| KR930008421B1 (ko) | 동기회로 | |
| JPH0821855B2 (ja) | デジタル・フェ−ズ・ロックド・ル−プ | |
| KR0121155Y1 (ko) | 망 동기장치의 신호 불연속 방지회로 | |
| KR0156394B1 (ko) | 디지탈 위상동기루프에서 패스트 모드 구현장치 | |
| JP2527263B2 (ja) | 位相同期回路 | |
| JP2962087B2 (ja) | パワー制御回路 | |
| JPS62257856A (ja) | レ−ザプリンタのビデオデ−タ同期化回路 | |
| KR200188170Y1 (ko) | 클럭 발생기 | |
| JPH01180118A (ja) | ディジタルｐｌｌ回路 | |
| JPS6210451B2 (enrdf_load_stackoverflow) | ||
| JPS6013536B2 (ja) | ３重系におけるクロツクパルス同期方式 |