JPS60225982A - ３重系におけるクロツクパルス同期装置 - Google Patents

３重系におけるクロツクパルス同期装置

Info

Publication number
JPS60225982A
JPS60225982A JP59082749A JP8274984A JPS60225982A JP S60225982 A JPS60225982 A JP S60225982A JP 59082749 A JP59082749 A JP 59082749A JP 8274984 A JP8274984 A JP 8274984A JP S60225982 A JPS60225982 A JP S60225982A
Authority
JP
Japan
Prior art keywords
output
clock
clock pulse
counter
majority
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59082749A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0430605B2 (enrdf_load_stackoverflow
Inventor
Takeshi Akita
秋田　雄志
Hideo Nakamura
英夫 中村
Yoshio Sasajima
笹島　喜雄
Kazuo Shiozawa
塩沢　一雄
Takeshi Kawaguchi
剛 川口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JAPANESE NATIONAL RAILWAYS<JNR>
Nippon Signal Co Ltd
Japan National Railways
Nippon Kokuyu Tetsudo
Original Assignee
JAPANESE NATIONAL RAILWAYS<JNR>
Nippon Signal Co Ltd
Japan National Railways
Nippon Kokuyu Tetsudo
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JAPANESE NATIONAL RAILWAYS<JNR>, Nippon Signal Co Ltd, Japan National Railways, Nippon Kokuyu Tetsudo filed Critical JAPANESE NATIONAL RAILWAYS<JNR>
Priority to JP59082749A priority Critical patent/JPS60225982A/ja
Publication of JPS60225982A publication Critical patent/JPS60225982A/ja
Publication of JPH0430605B2 publication Critical patent/JPH0430605B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Safety Devices In Control Systems (AREA)
JP59082749A 1984-04-24 1984-04-24 ３重系におけるクロツクパルス同期装置 Granted JPS60225982A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59082749A JPS60225982A (ja) 1984-04-24 1984-04-24 ３重系におけるクロツクパルス同期装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59082749A JPS60225982A (ja) 1984-04-24 1984-04-24 ３重系におけるクロツクパルス同期装置

Publications (2)

Publication Number Publication Date
JPS60225982A true JPS60225982A (ja) 1985-11-11
JPH0430605B2 JPH0430605B2 (enrdf_load_stackoverflow) 1992-05-22

Family

ID=13783074

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59082749A Granted JPS60225982A (ja) 1984-04-24 1984-04-24 ３重系におけるクロツクパルス同期装置

Country Status (1)

Country Link
JP (1) JPS60225982A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01199201A (ja) * 1987-12-28 1989-08-10 Matsushita Electric Ind Co Ltd 安全装置
US6195758B1 (en) 1995-09-29 2001-02-27 Telefonaktiebolaget Lm Ericsson Operation and maintenance of clock distribution networks having redundancy
US6310895B1 (en) 1995-09-29 2001-10-30 Telefonaktiebolaget Lm Ericsson (Publ) Clock selector system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01199201A (ja) * 1987-12-28 1989-08-10 Matsushita Electric Ind Co Ltd 安全装置
US6195758B1 (en) 1995-09-29 2001-02-27 Telefonaktiebolaget Lm Ericsson Operation and maintenance of clock distribution networks having redundancy
US6310895B1 (en) 1995-09-29 2001-10-30 Telefonaktiebolaget Lm Ericsson (Publ) Clock selector system

Also Published As

Publication number Publication date
JPH0430605B2 (enrdf_load_stackoverflow) 1992-05-22

Similar Documents

Publication Publication Date Title
US4309662A (en) Circuit for rapidly resynchronizing a clock
US6559696B1 (en) Circuit arrangement for generating a clock-pulse signal having a frequency synchronous with a reference clock-pulse signal
JPH0812576B2 (ja) 時間基準装置および同期方法
US4689577A (en) Circuit for synchronizing an oscillator to a pulse train
US6757349B1 (en) PLL frequency synthesizer with lock detection circuit
US5530726A (en) Method and apparatus for switching of duplexed clock system
JPS60225982A (ja) ３重系におけるクロツクパルス同期装置
US5572554A (en) Synchronizer and method therefor
EP0357527A2 (en) Count-locked-loop timing generator
US5514991A (en) Synchronous data row generating circuit
US4855969A (en) Dynamic timing reference alignment system
JP2998716B2 (ja) フレーム同期制御回路
JP3147129B2 (ja) タイミング発生装置
KR930008421B1 (ko) 동기회로
JPH0741228Y2 (ja) デジタル信号多重化装置
JPH07326963A (ja) デジタルｐｌｌ回路
JP3424415B2 (ja) 移相回路
JPH098786A (ja) 同期クロック切替方式
US20030123489A1 (en) Circuit for generating time division multiplex signal
KR0121155Y1 (ko) 망 동기장치의 신호 불연속 방지회로
JP3521275B2 (ja) 位相合わせ装置
KR100328761B1 (ko) 광통신 시스템의 시스템 클럭 유니트 스위칭 장치
KR100267859B1 (ko) 위상동기클럭재생기회로에서의출력클럭손실방지장치
JPH06152556A (ja) データ多重回路
JPH0126596B2 (enrdf_load_stackoverflow)