JPH042976B2 - - Google Patents

Info

Publication number
JPH042976B2
JPH042976B2 JP60229537A JP22953785A JPH042976B2 JP H042976 B2 JPH042976 B2 JP H042976B2 JP 60229537 A JP60229537 A JP 60229537A JP 22953785 A JP22953785 A JP 22953785A JP H042976 B2 JPH042976 B2 JP H042976B2
Authority
JP
Japan
Prior art keywords
port
page
memory bank
address
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60229537A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6289149A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP60229537A priority Critical patent/JPS6289149A/ja
Priority to EP86902020A priority patent/EP0248906B1/en
Priority to DE8686902020T priority patent/DE3688505T2/de
Priority to PCT/JP1986/000136 priority patent/WO1987002488A1/ja
Priority to KR1019870700030A priority patent/KR880700354A/ko
Publication of JPS6289149A publication Critical patent/JPS6289149A/ja
Priority to SU874202747A priority patent/SU1561834A3/ru
Priority to US07/344,507 priority patent/US4930066A/en
Publication of JPH042976B2 publication Critical patent/JPH042976B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1647—Handling requests for interconnection or transfer for access to memory bus based on arbitration with interleaved bank access
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1657—Access to multiple memories
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Dram (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP60229537A 1985-10-15 1985-10-15 多ポ−トメモリシステム Granted JPS6289149A (ja)

Priority Applications (7)

Application Number Priority Date Filing Date Title
JP60229537A JPS6289149A (ja) 1985-10-15 1985-10-15 多ポ−トメモリシステム
EP86902020A EP0248906B1 (en) 1985-10-15 1986-03-24 Multi-port memory system
DE8686902020T DE3688505T2 (de) 1985-10-15 1986-03-24 Multiportspeichersystem.
PCT/JP1986/000136 WO1987002488A1 (fr) 1985-10-15 1986-03-24 Systeme de memoire multiport
KR1019870700030A KR880700354A (ko) 1985-10-15 1987-01-16 다포오트 메모리 시스템
SU874202747A SU1561834A3 (ru) 1985-10-15 1987-06-12 Устройство адресации к пам ти
US07/344,507 US4930066A (en) 1985-10-15 1989-04-26 Multiport memory system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60229537A JPS6289149A (ja) 1985-10-15 1985-10-15 多ポ−トメモリシステム

Publications (2)

Publication Number Publication Date
JPS6289149A JPS6289149A (ja) 1987-04-23
JPH042976B2 true JPH042976B2 (cg-RX-API-DMAC7.html) 1992-01-21

Family

ID=16893724

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60229537A Granted JPS6289149A (ja) 1985-10-15 1985-10-15 多ポ−トメモリシステム

Country Status (7)

Country Link
US (1) US4930066A (cg-RX-API-DMAC7.html)
EP (1) EP0248906B1 (cg-RX-API-DMAC7.html)
JP (1) JPS6289149A (cg-RX-API-DMAC7.html)
KR (1) KR880700354A (cg-RX-API-DMAC7.html)
DE (1) DE3688505T2 (cg-RX-API-DMAC7.html)
SU (1) SU1561834A3 (cg-RX-API-DMAC7.html)
WO (1) WO1987002488A1 (cg-RX-API-DMAC7.html)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5692139A (en) * 1988-01-11 1997-11-25 North American Philips Corporation, Signetics Div. VLIW processing device including improved memory for avoiding collisions without an excessive number of ports
JPH07107792B2 (ja) * 1988-01-19 1995-11-15 株式会社東芝 マルチポートメモリ
US5146581A (en) * 1988-02-24 1992-09-08 Sanyo Electric Co., Ltd. Subprogram executing data processing system having bank switching control storing in the same address area in each of memory banks
US5247649A (en) * 1988-05-06 1993-09-21 Hitachi, Ltd. Multi-processor system having a multi-port cache memory
JP2872251B2 (ja) * 1988-10-12 1999-03-17 株式会社日立製作所 情報処理システム
US5043874A (en) * 1989-02-03 1991-08-27 Digital Equipment Corporation Memory configuration for use with means for interfacing a system control unit for a multi-processor system with the system main memory
JP2673390B2 (ja) * 1991-03-13 1997-11-05 三菱電機株式会社 マルチポートメモリ
JPH08501647A (ja) * 1992-09-21 1996-02-20 ユニシス・コーポレイション ディスクドライブ複合のためのマルチポートバッファメモリシステム
US5337414A (en) * 1992-09-22 1994-08-09 Unisys Corporation Mass data storage and retrieval system
AU3412295A (en) * 1994-09-01 1996-03-22 Gary L. Mcalpine A multi-port memory system including read and write buffer interfaces
KR960042372A (ko) * 1995-05-10 1996-12-21 가나이 쯔또무 멀티채널 메모리시스템, 전송정보 동기화방법 및 신호전송회로
WO1997011419A2 (en) * 1995-09-08 1997-03-27 Shablamm Computer, Inc. Synchronous multi-port random access memory
US5717646A (en) * 1996-12-05 1998-02-10 Kyi; Ben-I Random access multiport memory capable of simultaneously accessing memory cells from a plurality of interface ports
US6108756A (en) * 1997-01-17 2000-08-22 Integrated Device Technology, Inc. Semaphore enhancement to allow bank selection of a shared resource memory device
US6212607B1 (en) 1997-01-17 2001-04-03 Integrated Device Technology, Inc. Multi-ported memory architecture using single-ported RAM
US5978889A (en) * 1997-11-05 1999-11-02 Timeplex, Inc. Multiple device data transfer utilizing a multiport memory with opposite oriented memory page rotation for transmission and reception
US6874013B2 (en) 1999-05-24 2005-03-29 Koninklijke Philips Electronics N.V. Data processing arrangement and memory system
DE19937176A1 (de) * 1999-08-06 2001-02-15 Siemens Ag Multiprozessor-System
JP2002007201A (ja) * 2000-06-21 2002-01-11 Nec Corp メモリシステム、メモリインターフェース及びメモリチップ
US7143185B1 (en) * 2000-08-29 2006-11-28 Advanced Micro Devices, Inc. Method and apparatus for accessing external memories
JP2002109885A (ja) * 2000-09-28 2002-04-12 Toshiba Corp 半導体記憶装置
US7380085B2 (en) * 2001-11-14 2008-05-27 Intel Corporation Memory adapted to provide dedicated and or shared memory to multiple processors and method therefor
US6895488B2 (en) * 2002-05-22 2005-05-17 Lsi Logic Corporation DSP memory bank rotation
US7747833B2 (en) * 2005-09-30 2010-06-29 Mosaid Technologies Incorporated Independent link and bank selection
US7652922B2 (en) 2005-09-30 2010-01-26 Mosaid Technologies Incorporated Multiple independent serial link memory
KR101260632B1 (ko) 2005-09-30 2013-05-03 모사이드 테크놀로지스 인코퍼레이티드 출력 제어 메모리
US20070130374A1 (en) * 2005-11-15 2007-06-07 Intel Corporation Multiported memory with configurable ports
EP2011018B1 (en) 2006-04-12 2016-07-13 Soft Machines, Inc. Apparatus and method for processing an instruction matrix specifying parallel and dependent operations
US8059128B1 (en) * 2006-04-19 2011-11-15 Nvidia Corporation Apparatus and method for performing blit operations across parallel processors
EP2070332A2 (en) * 2006-09-26 2009-06-17 Koninklijke Philips Electronics N.V. Data processing with a plurality of memory banks
WO2008061154A2 (en) 2006-11-14 2008-05-22 Soft Machines, Inc. Apparatus and method for processing instructions in a multi-threaded architecture using context switching
US20080170571A1 (en) * 2007-01-12 2008-07-17 Utstarcom, Inc. Method and System for Synchronous Page Addressing in a Data Packet Switch
US8250312B2 (en) 2009-04-29 2012-08-21 Micron Technology, Inc. Configurable multi-port memory devices and methods
EP3156896B1 (en) 2010-09-17 2020-04-08 Soft Machines, Inc. Single cycle multi-branch prediction including shadow cache for early far branch prediction
KR101966712B1 (ko) 2011-03-25 2019-04-09 인텔 코포레이션 분할가능한 엔진에 의해 인스턴스화된 가상 코어를 이용한 코드 블록의 실행을 지원하는 메모리 프래그먼트
TWI533129B (zh) 2011-03-25 2016-05-11 軟體機器公司 使用可分割引擎實體化的虛擬核心執行指令序列程式碼區塊
US9842005B2 (en) 2011-03-25 2017-12-12 Intel Corporation Register file segments for supporting code block execution by using virtual cores instantiated by partitionable engines
CN103649931B (zh) 2011-05-20 2016-10-12 索夫特机械公司 用于支持由多个引擎执行指令序列的互连结构
CN107729267B (zh) * 2011-05-20 2022-01-25 英特尔公司 资源的分散分配以及用于支持由多个引擎执行指令序列的互连结构
US8711861B2 (en) * 2011-08-02 2014-04-29 Cavium, Inc. Lookup front end packet input processor
CN104040490B (zh) 2011-11-22 2017-12-15 英特尔公司 用于多引擎微处理器的加速的代码优化器
US20150039859A1 (en) 2011-11-22 2015-02-05 Soft Machines, Inc. Microprocessor accelerated code optimizer
US9569216B2 (en) 2013-03-15 2017-02-14 Soft Machines, Inc. Method for populating a source view data structure by using register template snapshots
US9811342B2 (en) 2013-03-15 2017-11-07 Intel Corporation Method for performing dual dispatch of blocks and half blocks
KR101708591B1 (ko) 2013-03-15 2017-02-20 소프트 머신즈, 인크. 블록들로 그룹화된 멀티스레드 명령어들을 실행하기 위한 방법
WO2014150971A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for dependency broadcasting through a block organized source view data structure
US9904625B2 (en) 2013-03-15 2018-02-27 Intel Corporation Methods, systems and apparatus for predicting the way of a set associative cache
US9891924B2 (en) 2013-03-15 2018-02-13 Intel Corporation Method for implementing a reduced size register view data structure in a microprocessor
US10140138B2 (en) 2013-03-15 2018-11-27 Intel Corporation Methods, systems and apparatus for supporting wide and efficient front-end operation with guest-architecture emulation
WO2014150991A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for implementing a reduced size register view data structure in a microprocessor
WO2014150806A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for populating register view data structure by using register template snapshots
US9886279B2 (en) 2013-03-15 2018-02-06 Intel Corporation Method for populating and instruction view data structure by using register template snapshots
WO2014151043A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for emulating a guest centralized flag architecture by using a native distributed flag architecture
US10275255B2 (en) 2013-03-15 2019-04-30 Intel Corporation Method for dependency broadcasting through a source organized source view data structure
US9760481B2 (en) 2014-06-13 2017-09-12 Sandisk Technologies Llc Multiport memory
WO2026050644A1 (en) * 2024-08-30 2026-03-05 Tenstorrent USA, Inc. Time division multiplexing shared memory

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5128450B2 (cg-RX-API-DMAC7.html) * 1971-10-06 1976-08-19
US3883854A (en) * 1973-11-30 1975-05-13 Ibm Interleaved memory control signal and data handling apparatus using pipelining techniques
JPS5148937A (en) * 1974-10-25 1976-04-27 Fujitsu Ltd Kiokusochi niokeru junjoseigyohoshiki
US4158227A (en) * 1977-10-12 1979-06-12 Bunker Ramo Corporation Paged memory mapping with elimination of recurrent decoding
US4285039A (en) * 1978-03-28 1981-08-18 Motorola, Inc. Memory array selection mechanism
US4254463A (en) * 1978-12-14 1981-03-03 Rockwell International Corporation Data processing system with address translation
US4707781A (en) * 1979-01-09 1987-11-17 Chopp Computer Corp. Shared memory computer method and apparatus
US4652993A (en) * 1984-04-02 1987-03-24 Sperry Corporation Multiple output port memory storage module
US4710868A (en) * 1984-06-29 1987-12-01 International Business Machines Corporation Interconnect scheme for shared memory local networks

Also Published As

Publication number Publication date
JPS6289149A (ja) 1987-04-23
EP0248906A1 (en) 1987-12-16
KR880700354A (ko) 1988-02-22
EP0248906A4 (en) 1989-08-22
US4930066A (en) 1990-05-29
SU1561834A3 (ru) 1990-04-30
DE3688505D1 (de) 1993-07-01
DE3688505T2 (de) 1993-09-09
EP0248906B1 (en) 1993-05-26
WO1987002488A1 (fr) 1987-04-23

Similar Documents

Publication Publication Date Title
EP0248906B1 (en) Multi-port memory system
FI91814B (fi) Moniprosessorin yhteinen liukuhihnavälimuisti
EP1222559B1 (en) Multiprocessor node controller circuit and method
EP0424618A2 (en) Input/output system
JPS618785A (ja) 記憶装置アクセス制御方式
US6092136A (en) Multi-processor central processing unit
EP0460853B1 (en) Memory system
KR19990067880A (ko) 병렬프로세서 및 연산처리방법
EP0229932B1 (en) High-capacity memory for multiprocessor systems
KR20000034787A (ko) Sram 캐시용 워드 폭 선택
US5930822A (en) Method and system for maintaining strong ordering in a coherent memory system
CN1017837B (zh) 具有单比特置位和复位功能的主存储器插板
JPH0282330A (ja) ムーブアウト・システム
JPS6125178B2 (cg-RX-API-DMAC7.html)
JPH0232648B2 (cg-RX-API-DMAC7.html)
JPH0232647B2 (cg-RX-API-DMAC7.html)
JPH024020B2 (cg-RX-API-DMAC7.html)
JPH05108586A (ja) 並列演算機構及び並列演算方法
CN121858473A (zh) 一种基于dma硬件的快速转置方法和装置
JPH0521262B2 (cg-RX-API-DMAC7.html)
JPS6116115B2 (cg-RX-API-DMAC7.html)
JPS61256458A (ja) 情報転送方式
JPH01241645A (ja) 演算処理装置
JPH0456352B2 (cg-RX-API-DMAC7.html)
JPH11203252A (ja) 並列プロセッサおよびメモリ制御方法

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term