JPH0429099B2 - - Google Patents
Info
- Publication number
- JPH0429099B2 JPH0429099B2 JP60238331A JP23833185A JPH0429099B2 JP H0429099 B2 JPH0429099 B2 JP H0429099B2 JP 60238331 A JP60238331 A JP 60238331A JP 23833185 A JP23833185 A JP 23833185A JP H0429099 B2 JPH0429099 B2 JP H0429099B2
- Authority
- JP
- Japan
- Prior art keywords
- unlock
- hard
- processing
- request
- channel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 21
- 230000006870 function Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 7
- 230000000694 effects Effects 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Memory System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60238331A JPS6298448A (ja) | 1985-10-24 | 1985-10-24 | メモリアクセス排他制御方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60238331A JPS6298448A (ja) | 1985-10-24 | 1985-10-24 | メモリアクセス排他制御方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6298448A JPS6298448A (ja) | 1987-05-07 |
| JPH0429099B2 true JPH0429099B2 (cs) | 1992-05-18 |
Family
ID=17028618
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60238331A Granted JPS6298448A (ja) | 1985-10-24 | 1985-10-24 | メモリアクセス排他制御方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6298448A (cs) |
-
1985
- 1985-10-24 JP JP60238331A patent/JPS6298448A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6298448A (ja) | 1987-05-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3323109A (en) | Multiple computer-multiple memory system | |
| CA1078524A (en) | Destination selection apparatus for a bus oriented computer system | |
| US4488217A (en) | Data processing system with lock-unlock instruction facility | |
| US4665484A (en) | Shared memory multiprocessing system & method | |
| EP0078389A1 (en) | Bus contention resolution in data processing apparatus having multiple independant users | |
| JPH03196249A (ja) | 多重プロセッサシステム | |
| US6076126A (en) | Software locking mechanism for locking shared resources in a data processing system | |
| AU614044B2 (en) | Information processing system capable of quickly detecting an extended buffer memory regardless of a state of a main memory device | |
| JPH0429099B2 (cs) | ||
| JP2000003302A (ja) | 共有メモリ排他アクセス制御方法 | |
| JPS6019817B2 (ja) | 頁メモリのパホ−マンスを最適化するシステム | |
| US6981108B1 (en) | Method for locking shared resources connected by a PCI bus | |
| US4272809A (en) | Channel device | |
| JP2892113B2 (ja) | アドレスロック方式 | |
| JPH02501780A (ja) | インターロッキング管理 | |
| JP3381079B2 (ja) | キャッシュメモリを用いた排他制御システム | |
| US3544965A (en) | Data processing system | |
| JPH07104845B2 (ja) | 並列処理装置 | |
| JPS6326907B2 (cs) | ||
| JPS58107977A (ja) | 記憶装置へのアクセス方式 | |
| JPS59103155A (ja) | デ−タ処理モジユ−ル | |
| JP3096382B2 (ja) | Dma回路 | |
| JPS59195728A (ja) | デ−タ処理装置 | |
| JP2621315B2 (ja) | 情報処理装置 | |
| JP2903536B2 (ja) | データ転送装置 |