JPH0428176B2 - - Google Patents
Info
- Publication number
- JPH0428176B2 JPH0428176B2 JP59035941A JP3594184A JPH0428176B2 JP H0428176 B2 JPH0428176 B2 JP H0428176B2 JP 59035941 A JP59035941 A JP 59035941A JP 3594184 A JP3594184 A JP 3594184A JP H0428176 B2 JPH0428176 B2 JP H0428176B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- gate
- internal node
- inverter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
- H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
Landscapes
- Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59035941A JPS60182217A (ja) | 1984-02-29 | 1984-02-29 | 信号入力回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59035941A JPS60182217A (ja) | 1984-02-29 | 1984-02-29 | 信号入力回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60182217A JPS60182217A (ja) | 1985-09-17 |
| JPH0428176B2 true JPH0428176B2 (enFirst) | 1992-05-13 |
Family
ID=12456033
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59035941A Granted JPS60182217A (ja) | 1984-02-29 | 1984-02-29 | 信号入力回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60182217A (enFirst) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01272229A (ja) * | 1987-07-24 | 1989-10-31 | Nec Corp | Cmos入力回路 |
| JP2696519B2 (ja) * | 1988-02-03 | 1998-01-14 | 株式会社日立製作所 | 半導体集積回路 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5034434A (enFirst) * | 1973-07-30 | 1975-04-02 |
-
1984
- 1984-02-29 JP JP59035941A patent/JPS60182217A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60182217A (ja) | 1985-09-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4883976A (en) | Low power dual-mode CMOS bias voltage generator | |
| US5113088A (en) | Substrate bias generating circuitry stable against source voltage changes | |
| US5872476A (en) | Level converter circuit generating a plurality of positive/negative voltages | |
| JP2772522B2 (ja) | パワーオン信号発生回路 | |
| US5410268A (en) | Latching zero-power sense amplifier with cascode | |
| JPH11289246A (ja) | 半導体集積回路 | |
| KR20020077455A (ko) | 차동 캐스코드 스위치를 이용한 펄스 트리거형 d 플립플롭 | |
| US6788122B2 (en) | Clock controlled power-down state | |
| US4823309A (en) | Data processing system with improved output function | |
| JP2982196B2 (ja) | 異電源インターフェース回路 | |
| US6717452B2 (en) | Level shifter | |
| US4851720A (en) | Low power sense amplifier for programmable logic device | |
| US5136191A (en) | Output buffer circuit for lsi circuit | |
| JPH0241838B2 (enFirst) | ||
| US7548103B2 (en) | Storage device having low power mode and methods thereof | |
| JP3652793B2 (ja) | 半導体装置の電圧変換回路 | |
| US6188246B1 (en) | Semiconductor circuit with sequential circuit which can prevent leakage current | |
| JPH0428176B2 (enFirst) | ||
| JPH09204798A (ja) | 信号発生回路 | |
| US6927614B2 (en) | High performance state saving circuit | |
| JP3500598B2 (ja) | ラッチ回路 | |
| CA1265850A (en) | Complementary input circuit with nonlinear front end | |
| US6462613B1 (en) | Power controlled input receiver | |
| JP2563570B2 (ja) | セット・リセット式フリップフロップ回路 | |
| SU1599970A1 (ru) | Д-триггер |