JPS60182217A - 信号入力回路 - Google Patents
信号入力回路Info
- Publication number
- JPS60182217A JPS60182217A JP59035941A JP3594184A JPS60182217A JP S60182217 A JPS60182217 A JP S60182217A JP 59035941 A JP59035941 A JP 59035941A JP 3594184 A JP3594184 A JP 3594184A JP S60182217 A JPS60182217 A JP S60182217A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- internal node
- dart
- control signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/096—Synchronous circuits, i.e. using clock signals
- H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
Landscapes
- Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59035941A JPS60182217A (ja) | 1984-02-29 | 1984-02-29 | 信号入力回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59035941A JPS60182217A (ja) | 1984-02-29 | 1984-02-29 | 信号入力回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60182217A true JPS60182217A (ja) | 1985-09-17 |
| JPH0428176B2 JPH0428176B2 (enFirst) | 1992-05-13 |
Family
ID=12456033
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59035941A Granted JPS60182217A (ja) | 1984-02-29 | 1984-02-29 | 信号入力回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60182217A (enFirst) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01200719A (ja) * | 1988-02-03 | 1989-08-11 | Hitachi Ltd | 半導体集積回路 |
| JPH01272229A (ja) * | 1987-07-24 | 1989-10-31 | Nec Corp | Cmos入力回路 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5034434A (enFirst) * | 1973-07-30 | 1975-04-02 |
-
1984
- 1984-02-29 JP JP59035941A patent/JPS60182217A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5034434A (enFirst) * | 1973-07-30 | 1975-04-02 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01272229A (ja) * | 1987-07-24 | 1989-10-31 | Nec Corp | Cmos入力回路 |
| JPH01200719A (ja) * | 1988-02-03 | 1989-08-11 | Hitachi Ltd | 半導体集積回路 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0428176B2 (enFirst) | 1992-05-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4333020A (en) | MOS Latch circuit | |
| US3995172A (en) | Enhancement-and depletion-type field effect transistors connected in parallel | |
| US4176289A (en) | Driving circuit for integrated circuit semiconductor memory | |
| US5872476A (en) | Level converter circuit generating a plurality of positive/negative voltages | |
| US20060214695A1 (en) | Keeper circuits having dynamic leakage compensation | |
| KR970017598A (ko) | 반도체 장치 및 그 제어 회로 | |
| US6404229B1 (en) | Complementary level shifting logic circuit with improved switching time | |
| KR970024174A (ko) | 반도체 집적회로(Semiconductor Integrated Circuit Having Reduced Current Leakage and High Speed) | |
| JPH057931B2 (enFirst) | ||
| EP0503803B1 (en) | Switching circuit | |
| US5184030A (en) | Back bias generating circuit | |
| US20040150448A1 (en) | Clock controlled power-down state | |
| EP0713167B1 (en) | A voltage level converter | |
| JPS58123223A (ja) | Mosパワ−オンリセツト回路 | |
| JPH0241838B2 (enFirst) | ||
| US4644185A (en) | Self clocking CMOS latch | |
| US6385099B1 (en) | Reducing level shifter standby power consumption | |
| JPH0265270A (ja) | 高電圧動作用cmos論理回路 | |
| EP0084844B1 (en) | Fet circuits | |
| JPH0786917A (ja) | インバータ回路 | |
| US5867039A (en) | CMOS output driver with p-channel substrate tracking for cold spare capability | |
| JP3652793B2 (ja) | 半導体装置の電圧変換回路 | |
| JPS60182217A (ja) | 信号入力回路 | |
| KR870000805A (ko) | 저전력작동 입력버퍼회로 | |
| US6285233B1 (en) | Low consumption electronic level shifter device |